- Cancels the Acoustic Echo Common in Hands-Free Use of Cellular Phones in Automobiles
 - Eliminates Echo Created by Speaker Output Feeding Back Into the Microphone
- Suppresses Wind, Engine, and Tire Noise
- Line Echo Canceler
- Standard Independent
 IS-54B, IS-136, GSM, AMPS, IS-95
- Continuous, Automatic Adaptation to Changing Acoustic Environment
 Training Net Boundary
 - Initial System Training Not Required
- Based on TMS320C5x Platforms
- Support for Industry Standard Microcontrollers
- Interfaces Easily with TI's Voice Codec, the TCM320AC36

- Acoustic Echo Canceler Performance
 - Length of Echo Path up to 44 ms
 - Initial Adaptation Rate > 20 dB/s for Speech Signals
 - Zero Speech Delay
 - Echo Return Loss up to 30 dB for Speech Echo in Automobiles and 41 dB for Sine Wave Input
- Noise Suppressor Performance
 - Up to 10 dB Noise Suppression for Hands-Free Use of Cellular Phones in Automobiles Without Distorting Speech Signals
 - 16 ms Processing Delay
 - Continuous Adaptation
- Demonstration Platform
 - Allows Evaluation of Software Algorithm Performance in Lab and Automobile
 - Ability to Enable/Disable AEC, ANS, and LEC

description

For the cellular phone cradle market, the TMS320WP010 provides enhanced quality, full-duplex, hands-free communications. The 'WP010 is a ROM-coded DSP that provides all the adaptive filtering and processing necessary for acoustic echo cancellation (AEC), line echo cancellation (LEC), and adaptive noise suppression (ANS).

The 'WP010's acoustic echo cancellation function is based on a Finite Impulse Response (FIR) filter with an adaptive coefficient updating algorithm. The adaptive algorithm updates continuously so that it can constantly track acoustic path changes from the speaker to the microphone. Based upon FIR filter coefficients, the echo signal can be estimated and subtracted from the observed signal at the microphone. The acoustic echo cancellation function provides continuous adaptation and needs no initial system training. It is capable of canceling an echo path of up to 44 milliseconds and provides up to 30 dB cancellation for speech signals. In addition, the initial convergence rate is faster than 20 dB per second.

The line echo cancellation function cancels the near-end speech that has been reflected at the network switch and transmitted back to the cellular phone. The principle of the line echo cancellation function is very similar to that of the acoustic echo cancellation function. The difference is that the line echo cancellation function is designed to cancel the echo signal caused by network feedback due to impedance mismatch in the network circuit. The line echo cancellation function is capable of canceling a line echo path of up to 16 milliseconds.

The received signal at the microphone consists of the near-end speech signal, acoustic feedback echo, and ambient noise from the environment. The purpose of the adaptive noise suppression function is to suppress ambient noise components without distorting near-end speech. The initial adaptation rate is about 3 dB per second without initial system training. It tracks the changes of the noise characteristics and suppresses noise accordingly. The adaptive noise suppression provides up to 10 dB of noise cancellation without degrading near-end speech.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265





TMS320WP010 DIGITAL SIGNAL PROCESSOR FOR AEC/LEC/ANS

SPRS040-OCTOBER 1995

Pin Functions for Devices in the PZ Package

| SIGNAL | TYPE | DESCRIPTION |
|--------------|-------|--|
| | | PARALLEL INTERFACE BUS |
| A0-A15 | I/O/Z | 16-bit external address bus (MSB: A15, LSB: A0) |
| D0-D15 | I/O/Z | 16-bit external data bus (MSB: D15, LSB: D0) |
| PS, DS, IS | O/Z | Program, data, and I/O space select outputs, respectively |
| STRB | I/O/Z | Timing strobe for external cycles and external DMA |
| R/W | I/O/Z | Read/write select for external cycles and external DMA |
| RD, WE | O/Z | Read and write strobes, respectively, for external cycles |
| READY | 1 | External bus ready/wait-state control input |
| BR | I/O/Z | Bus request. Arbitrates global memory and external DMA |
| | | SYSTEM INTERFACE/CONTROL SIGNALS |
| RS | 1 | Reset. Initializes device and sets PC to zero |
| MP/MC | I | Microprocessor/microcomputer mode select. Enables internal ROM |
| HOLD | 1 | Puts parallel I/F bus in high-impedance state after current cycle |
| HOLDA | O/Z | Hold acknowledge. Indicates external bus in hold state |
| XF | O/Z | External flag output. Set/cleared through software |
| BIO | 1 | I/O branch input. Implements conditional branches |
| TOUT | O/Z | Timer output signal. Indicates output of internal timer |
| INT1-INT4 | I | External interrupt inputs |
| NMI | l l | Nonmaskable external interrupt |
| | | SERIAL PORT INTERFACE |
| DR1, DR2 | 1 | Serial receive-data input |
| DX1, DX2 | O/Z | Serial transmit-data output. In high-impedance state when not transmitting |
| CLKR1, CLKR2 | 1 | Serial receive-data clock input |
| CLKX1, CLKX2 | I/O/Z | Serial transmit-data clock. Internal or external source |
| FSR1, FSR2 | 1 | Serial receive-frame-synchronization input |
| FSX1, FSX2 | 1/O/Z | Serial transmit-frame-synchronization signal. Internal or external source |

LEGEND:

I = Input

O = Output

Z = High impedance





TMS320WP010 DIGITAL SIGNAL PROCESSOR FOR AEC/LEC/ANS

SPRS040-OCTOBER 1995

Pin Functions for Devices in the PZ Package (Continued)

| SIGNAL | TYPE | DESCRIPTION |
|------------------|-------|--|
| | | EMULATION/JTAG INTERFACE |
| TDI | 1 | JTAG-test-port scan data input |
| TDO | O/Z | JTAG-test-port scan data output |
| TMS | I | JTAG-test-port mode select input |
| TCK | I | JTAG-port clock input |
| TRST | 1 | JTAG-port reset (with pull-down resistor). Disables JTAG when low |
| EMU0 | I/O/Z | Emulation control 0. Reserved for emulation use |
| EMU1/OFF | I/O/Z | Emulation control 1. Puts outputs in high-impedance state when low |
| | | CLOCK GENERATION AND CONTROL |
| X1 | 0 | Oscillator output |
| X2/CLKIN | ı | Clock/oscillator input |
| CLKIN2 | | Clock input |
| CLKMD1, CLKMD2 | 1 | Clock-mode select inputs |
| CLKOUT1 | 1/O/Z | Device system-clock output |
| | | POWER SUPPLY CONNECTIONS |
| V_{DDA} | S | Supply connection, address-bus output |
| v_{DDD} | S | Supply connection, data-bus output |
| VDDC | S | Supply connection, control output |
| V _{DDI} | S | Supply connection, internal logic |
| V _{SSA} | S | Supply connection, address-bus output |
| V _{SSD} | S | Supply connection, data-bus output |
| V _{SSC} | S | Supply connection, control output |
| V _{SSI} | S | Supply connection, internal logic |

LEGEND:

I = Input

O = Output

S = Supply

Z = High impedance





architecture

The 'WP010 architecture is based on the TMS320C5x Digital Signal Processor as shown in Figure 1. The 'WP010 sends/receives data through two serial ports available in the device. The first serial port (both RX1 and TX1) should be connected to the audio codec to interface with the phone line (in the cradle). The other serial port (RX2 and TX2) should be connected to the audio codec for the microphone and the speaker interfaces. The necessary software for the 'WP010 is ROM-coded and contained in ROM space. The 'WP010 also provides an MCU control interface to receive control commands from an MCU. The MCU control commands include the ability to reset the 'WP010 and to enable/disable some functions of the 'WP010.




Figure 1. TMS320WP010 Architecture

functional description

The 'WP010 contains three main functional blocks: the adaptive line echo canceler, the adaptive acoustic echo canceler, and the adaptive noise suppressor. All three functions can be enabled or disabled by MCU control commands.

line echo canceler

The line echo canceler is to cancel the feedback line echo between two ports: RX1 and TX1. This function is performed by estimating the line echo path adaptively and subtracting it from the input signal. The line echo canceler cancels up to 16 milliseconds of line echo.

acoustic echo canceler

The purpose of the acoustic echo canceler (AEC) is to cancel the feedback acoustic echo from TX2 (interfaced with the speaker) to RX2 (interfaced with the microphone). The signal from the microphone (via RX2) is subtracted from the estimate of the acoustic echo path. The acoustic echo canceler is capable of canceling an echo up to 44 milliseconds long.

adaptive noise suppressor

The purpose of the adaptive noise suppressor (ANS) is to selectively suppress noise from the signal coming from the microphone (via RX2) without distorting near-end speech. Near-end speech is the desired speech signal of the user of the hands-free phone in a car. The adaptive noise suppressor tracks noise characteristics and suppresses accordingly. The ANS can suppress noise up to 10 dB.

development support

Texas Instruments offers a demonstration platform for the 'WP010. This platform contains all software modules including AEC, LEC, and ANS. There are switches that allow the algorithms to be turned on and off. The demonstration platform can be used in a lab or an automobile to fully evaluate the performance of the 'WP010.





device nomenclature

To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part numbers of all TMS320 devices. Each TMS320 member has one of three prefixes: TMX, TMP, or TMS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX) through fully qualified production devices/tools (TMS). This development flow is defined below.

TMX Experimental device that is not necessarily representative of the final device's electrical specifications.

specifications.

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification.

TMS Fully-qualified production device

Predictions show that prototype devices (TMX or TMP) will have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate is still undefined. Only qualified production devices should be used.

TI™ device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, N, FN, or GB) and temperature range (for example, L). Figure 2 provides a legend for reading the complete device name for any TMS320WP family member.




Figure 2. TMS320WP Device Nomenclature

documentation support

In addition to this data sheet, a product bulletin and demonstration platform user's guide are available.

TI is a trademark of Texas Instruments Incorporated.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| , | Supply voltage range, V _{DD} (see Note 1) | – 0.3 V to 7 V |
|---|---|----------------------------------|
| 1 | nput voltage range, V ₁ | - 0.3 V to 7 V |
| (| Output voltage range, VO | - 0.3 V to 7 V |
| | Operating ambient temperature range, T _A | |
| | Storage temperature range, Teta | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | | | MIN | NOM | MAX | UNIT |
|-----------------|---|--|-------|-----|----------------------|------|
| V _{DD} | Supply voltage | | 4.75 | 5 | 5.25 | ٧ |
| Vss | Supply voltage | | | 0 | | ٧ |
| | | X2/CLKIN, CLKIN2 | 3 | | V _{DD} +0.3 | |
| v_{iH} | High-level input voltage | CLKX1, CLKX2, CLKR1, CLKR2 | 2.5 | | V _{DD} +0.3 | V |
| | | All others | 2 | | V _{DD} +0.3 | |
| ., | 1 | X2/CLKIN, CLKIN2, CLKX1, CLKX2, CLKR1, CLKR2 | - 0.3 | | 0.7 | V |
| VIL | Low-level input voltage | All others | - 0.3 | | 0.8 | |
| ЮН | High-level output current (see N | ote 2) | | | - 300 | μА |
| loL | Low-level output current | | | | 2 | mA |
| TC | Operating case temperature | | 0 | | 85 | °C |
| TA | Operating ambient temperature | e (industrial) | -40 | | 85 | °C |

NOTE 2: Figure 3 shows the test load circuit and Figures 4 and 5 show the voltage reference levels.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| - | PARAMETER | TEST CONDITIONS† | MIN | TYP [‡] | MAX | UNIT | |
|------------|--|--|-------|------------------|-----|------|--|
| Voн | High-level output voltage (see Note 2) | I _{OH} = MAX | 2.4 | 3 | | ٧ | |
| VOL | Low-level output voltage (see Note 2) | I _{OL} = MAX | | 0.3 | 0.6 | ٧ | |
| | LE-Line days and the second se | BR (with internal pull-up) | - 500 | | 20 | μА | |
| loz | High-impedance output current (V _{DD} = MAX) | All others | - 20 | | 20 | μχ | |
| | | TRST (with internal pull-down) | - 10 | | 800 | | |
| հլ | | TMS, TCK, TDI (with internal pull-ups) | - 500 | | 10 | | |
| jl | Input current ($V_I = V_{SS}$ to V_{DD}) | X2/CLKIN | - 50 | | 50 | μА | |
| JDD() | | All other inputs | 10 | | 10 | | |
| IDD(core) | Supply current, core CPU | V _{DD} = 5.25 V | | 94 | | mA | |
| IDD(pins) | Supply current, pins | V _{DD} = 5.25 V | | 63 | | mA | |
| IDD(standb | y) Supply current, standby | IDLE2, Clocks shut off | | 5 | | μΑ | |
| Ci | Input capacitance | | | 15 | | pF | |
| Co | Output capacitance | | | 15 | | pF | |
| | | | | | | | |

[†] For conditions shown as MIN/MAX, use the appropriate value specified under "recommended operating conditions".

NOTE 2: Figure 3 shows the test load circuit and Figures 4 and 5 show the voltage reference levels.





NOTE 1: All voltage values are with respect to VSS.

[‡] Typical values are at V_{DD} = 5 V, T_A = 25°C, unless otherwise specified.

PARAMETER MEASUREMENT INFORMATION




Figure 3. Test Load Circuit

signal transition levels

TTL-output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Figure 4 shows the TTL-level outputs.




Figure 4. TTL-Level Outputs

TTL-output transition times are specified as follows:

- For a *high-to-low transition*, the level at which the output is said to be no longer high is 2 V, and the level at which the output is said to be low is 1 V.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 1 V, and the level at which the output is said to be high is 2 V.

Figure 5 shows the TTL-level inputs.




Figure 5. TTL-Level Inputs

TTL-compatible input transition times are specified as follows:

- For a *high-to-low transition* on an input signal, the level at which the input is said to be no longer high is 2 V, and the level at which the input is said to be low is 0.8 V.
- For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 0.8 V, and the level at which the input is said to be high is 2 V.



TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

CLOCK CHARACTERISTICS AND TIMING

The 'WP010 can use either its internal oscillator or an external frequency source for a clock. The clock mode is determined by the clock mode pins (CLKMD1 and CLKMD2). Table 1 shows the standard clock options available on the 'WP010.

Table 1. Standard Clock Options

| CLKMD1 | CLKMD2 | CLOCK SOURCE |
|--------|--------|---|
| 1 | 0 | PLL clock generator option |
| 0 | 1 | Reserved for test purposes |
| 1 | 1 | External divide-by-two option or internal divide-by-two clock option with an external crystal |
| 0 | 0 | External divide-by-two option with the internal oscillator disabled |

internal divide-by-two clock option with external crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT1 is one-half the crystal's oscillating frequency. The crystal should be in either fundamental or overtone operation and parallel resonant, with an effective series resistance of 30 ohms and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned-LC circuit. Figure 6 shows an external crystal (fundamental frequency) connected to the on-chip oscillator.

recommended operating conditions for internal divide-by-two clock option

| | | MIN | MOM | MAX | UNIT |
|---------------------------|---------------|-----|-----|-----|------|
| f _{clk} Input cl | ock frequency | 0† | | 80 | MHz |
| C1, C2 Load ca | pacitance | | 10 | | pF |

[†] This device utilizes a fully static design and, therefore, can operate with input clock cycle time (t_{C(CI)}) approaching infinity. The device is characterized at frequencies approaching 0 Hz, but is tested at f_{CIk} = 6.7 MHz to meet device test time requirements.




Figure 6. Internal Clock Option



external divide-by-two clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected, CLKMD1 set low, and CLKMD2 set low. This external frequency is divided by two to generate the internal machine cycle. The external frequency injected must conform to specifications listed in the timing requirements table.

switching characteristics over recommended operating conditions [H = 0.5 $t_{c(CO)}$] (see Figure 7)

| | PARAMETER | MIN | TYP | MAX | UNIT |
|---------------------|---|-----|---------------------|-----|------|
| t _{c(CO)} | Cycle time, CLKOUT1 | 25 | 2t _{c(CI)} | † | ns |
| td(CIH-COH/L) | Delay time, X2/CLKIN high to CLKOUT1 high/low | 1 | 9 | 18 | ns |
| ^t f(CO) | Fall time, CLKOUT1 | | 4 | | ns |
| ^t r(CO) | Rise time, CLKOUT1 | | 4 | | ns |
| ^t w(COL) | Pulse duration, CLKOUT1 low | H-3 | Н | H+2 | ns |
| ^t w(COH) | Pulse duration, CLKOUT1 high | H-3 | Н | H+2 | ns |

[†] This device utilizes a fully static design and, therefore, can operate with $t_{C(CO)}$ approaching infinity. The device is characterized at frequencies approaching 0 Hz but is tested at $t_{C(CO)}$ = 300 ns to meet device test time requirements

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figure 7)

| | | MIN | MAX | UNIT |
|--------------------|----------------------------------|------|-----|------|
| ^t c(CI) | Cycle time, X2/CLKIN | 12.5 | † | ns |
| tf(CI) | Fall time, X2/CLKIN [‡] | | 4 | ns |
| tr(CI) | Rise time, X2/CLKIN [‡] | | 4 | ns |
| tw(CIL) | Pulse duration, X2/CLKIN low | 5 | † | ns |
| tw(CIH) | Pulse duration, X2/CLKIN high | 5 | † | ns |

This device utilizes a fully static design and, therefore, can operate with $t_{c(Cl)}$ approaching infinity. The device is characterized at frequencies approaching 0 Hz, but is tested at a minimum of $t_{c(Cl)} = 150$ ns to meet device test time requirements.

[‡] Values derived from characterization data and not tested




Figure 7. External Divide-by-Two Clock Timing



PLL clock generator option

An external frequency source can be used by injecting the frequency directly into CLKIN2 with X1 left unconnected and X2 connected to V_{DD}. This external frequency is multiplied by one or by two to generate the internal machine cycle. The multiply-by-one option is available on the 'WP010. The PLL clock generator option is used when CLKMD1 is strapped high and CLKMD2 is strapped low. The external frequency injected must conform to specifications listed in the timing requirements table.

switching characteristics over recommended operating conditions [H = 0.5 t_{c(CO)}] (see Figure 8)

| | PARAMETER | MIN | TYP | MAX | UNIT |
|--------------------|--|--------------------|-----|------------------------|------|
| ^t c(CO) | Cycle time, CLKOUT1 | 25 | | 55 | ns |
| ^t f(CO) | Fall time, CLKOUT1 | | 4 | | ns |
| t _{r(CO)} | Rise time, CLKOUT1 | | 4 | | ns |
| tw(COL) | Pulse duration, CLKOUT1 low | H - 3 [†] | H | H + 2 [†] | ns |
| tw(COH) | Pulse duration, CLKOUT1 high | H – 3 [†] | Н | H + 2 [†] | ns |
| td(C2H-COH) | Delay time, CLKIN2 high to CLKOUT1 high | 1 | 8 | 15 | ns |
| t _{d(TP)} | Delay time, transitory phase—PLL synchronized after CLKIN2 supplied [†] | | | 1000t _{c(C2)} | ns |

[†] Values assured by design and not tested

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figure 8)

| | | | MIN | MAX | UNIT |
|---------------------|---|-----------------|-----|-----------------------|------|
| | O THE STATE OF STATE | Multiply by one | 25 | 75† | ns |
| t _C (C2) | Cycle time, CLKIN2 | Multiply by two | 50 | 150† | ns |
| tf(C2) | Fall time, CLKIN2‡ | | | 4 | ns |
| t _{r(C2)} | Rise time, CLKIN2 [‡] | | | 4 | ns |
| tw(C2L) | Pulse duration, CLKIN2 low | | 8 | t _{c(C2)} -8 | ns |
| tw(C2H) | Pulse duration, CLKIN2 high | | 8 | t _{c(C2)} -8 | ns |

[†] Clocks may only be stopped while executing IDLE2 when using the PLL clock generator option. Note that td(TP) (the transitory phase) will occur when restarting clock from IDLE2 in this mode.

[‡] Values derived from characterization data and not tested




Figure 8. PLL Clock Generator Timing



RESET AND INTERRUPT

timing requirements over recommended ranges of supply voltage and operating free-air temperature [H = $0.5t_{c(CO)}$] (see Figure 9)

| | | MIN | MAX | UNIT |
|-------------------------|--|-----------|---|------|
| tsu(IN-COL) | Setup time, INT1-INT4, NMI before CLKOUT1 low † | 10 | | ns |
| t _{su(RS-COL)} | Setup time, RS before CLKOUT1 low | 10 | 2H - 5‡ | ns |
| tsu(RS-X2L) | Setup time, RS before X2/CLKIN low | 7 | | ns |
| th(COL-IN) | Hold time, INT1-INT4, NMI after CLKOUT1 low† | 0 | V. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. | ns |
| tw(INL)SYN | Pulse duration, INT1-INT4, NMI low, synchronous | 4H + 10\$ | | ns |
| ^t w(INH)SYN | Pulse duration, INT1-INT4, NMI high, synchronous | 2H + 10§ | | ns |
| tw(INL)ASY | Pulse duration, INT1-INT4, NMI low, asynchronous‡ | 6H + 10§ | | ns |
| tw(INH)ASY | Pulse duration, INT1-INT4, NMI high, asynchronous‡ | 4H + 10§ | | ns |
| ^t w(RSL) | Pulse duration, RS low | 12H | | ns |
| ^t d(RSH) | Delay time, RS high to reset vector fetch | 34H | | ns |

[†] These parameters must be met to use the synchronous timings. Both reset and the interrupts can operate asynchronously. The pulse durations require an extra half-cycle to ensure internal synchronization.

[§] If in IDLE2, add 4H to these timings.




Figure 9. Reset and Interrupt Timing

12

[‡] Values derived from characterization data and not tested

SERIAL-PORT RECEIVE

timing requirements over recommended ranges of supply voltage and operating free-air temperature [H = $0.5t_{c(CO)}$] (see Figure 10)

| | | MIN | MAX | UNIT |
|------------------------|---|-------------------|-------------|------|
| t _{c(SCK)} | Cycle time, serial-port clock | 5.2H [†] | ‡ | ns |
| ^t f(SCK) | Fall time, serial-port clock | | 6 \$ | ns |
| t _{r(SCK)} | Rise time, serial-port clock | | 6§ | ns |
| tw(SCK) | Pulse duration, serial-port clock low/high | 2.1H [†] | | ns |
| t _{su(FS-CK)} | Setup time, FSR1 (FSR2) before CLKR1 (CLKR2) falling edge | 7 | | ns |
| t _{su(DR-CK)} | Setup time, DR1 (DR2) before CLKR1 (CLKR2) falling edge | 7 | | ns |
| th(CK-FS) | Hold time, FSR1 (FSR2) after CLKR1 (CLKR2) falling edge | 7 | | ns |
| th(CK-DR) | Hold time, DR1 (DR2) after CLKR1 (CLKR2) falling edge | 7 | | ns |

[†] Values ensured by design but not tested

[§] Values derived from characterization data and not tested




Figure 10. Serial-Port Receive Timing

[‡] The serial-port design is fully static and, therefore, can operate with t_{C(SCK)} approaching infinity. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

SERIAL-PORT TRANSMIT, EXTERNAL CLOCKS, AND EXTERNAL FRAMES

switching characteristics over recommended operating conditions (see Note 3) (see Figure 11)

| | PARAMETER | MIN | MAX | UNIT |
|-------------------------|--|-----|-----|------|
| td(CXH-DXV) | Delay time, DX1 (DX2) valid after CLKX1 (CLKX2) high | | 25 | ns |
| tdis(CXH-DX) | Disable time, DX1 (DX2) invalid after CLKX1 (CLKX2) high | | 40† | ns |
| ^t h(CXH-DXV) | Hold time, DX1 (DX2) valid after CLKX1 (CLKX2) high | - 5 | | ns |

timing requirements over recommended ranges of supply voltage and operating free-air temperature $[H = 0.5t_{c(CO)}]$ (see Note 3) (see Figure 11)

| | | MIN M | IAX | UNIT |
|-------------------------|---|-------------------|------|------|
| ^t c(SCK) | Cycle time, serial-port clock | 5.2H [‡] | § | ns |
| tf(SCK) | Fall time, serial-port clock | | 6† | ns |
| ^t r(SCK) | Rise time, serial-port clock | | 6† | пѕ |
| tw(SCK) | Pulse duration, serial-port clock low/high | 2.1H‡ | | ns |
| ^t d(CXH-FXH) | Delay time, FSX1 (FSX2) high after CLKX1 (CLKX2) high | 2H | - 8 | ns |
| th(CXL-FXL) | Hold time, FSX1 (FSX2) low after CLKX1 (CLKX2) low | 7 | | ns |
| th(CXH-FXL) | Hold time, FSX1 (FSX2) low after CLKX1 (CLKX2) high | 2H - | - 8¶ | ns |

[†] Values derived from characterization data and not tested

NOTE 3: Internal clock with external FSX1 (FSX2) and vice versa are also allowable. However, FSX1 (FSX2) timings to CLKX1 (CLKX2) are always defined depending on the source of FSX1 (FSX2), and CLKX1 (CLKX2) timings are always dependent upon the source of CLKX1 (CLKX2). Specifically, the relationship of FSX1 (FSX2) to CLKX1 (CLKX2) is independent of the source of CLKX1 (CLKX2).




Figure 11. Serial-Port Transmit Timing of External Clocks and External Frames

[‡] Values ensured by design but not tested

^{\$} The serial-port design is fully static and, therefore, can operate with $t_{c(SCK)}$ approaching infinity. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

If the FSX1 (FSX2) pulse does not meet this specification, the first bit of serial data will be driven on the DX1 (DX2) pin until the falling edge of FSX1 (FSX2). After the falling edge of FSX1 (FSX2), data will be shifted out on the DX1 (DX2) pin. The transmit buffer empty interrupt will be generated when the $t_{\mbox{\scriptsize h(CXL-FXL)}}$ and $t_{\mbox{\scriptsize h(CXH-FXL)}}$ specification is met.

SERIAL-PORT TRANSMIT, INTERNAL CLOCKS, AND INTERNAL FRAMES (SEE NOTE 3)

switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$] (see Figure 12)

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|---|---|---|---|
| Delay time, CLKX1 (CLKX2) rising edge to FSX1 (FSX2) | - 4 | | 18 | ns |
| Delay time, CLKX1 (CLKX2) rising edge to DX1 (DX2) | | | 18 | ns |
| Disable time, CLKX1 (CLKX2) rising edge to DX1 (DX2) | | | 29† | ns |
| Cycle time, serial-port clock | | 8H | | ns |
| Fall time, serial-port clock | | 4 | | ns |
| Rise time, serial-port clock | | 4 | | ns |
| Pulse duration, serial-port clock low/high | 4H – 14 | | | ns |
| Hold time, DX1 (DX2) valid after CLKX1 (CLKX2) high | - 4 | | | ns |
| | Delay time, CLKX1 (CLKX2) rising edge to FSX1 (FSX2) Delay time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Disable time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Cycle time, serial-port clock Fall time, serial-port clock Rise time, serial-port clock Pulse duration, serial-port clock low/high | Delay time, CLKX1 (CLKX2) rising edge to FSX1 (FSX2) Delay time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Disable time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Cycle time, serial-port clock Fall time, serial-port clock Rise time, serial-port clock Pulse duration, serial-port clock low/high | Delay time, CLKX1 (CLKX2) rising edge to FSX1 (FSX2) Delay time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Disable time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Cycle time, serial-port clock Fall time, serial-port clock Rise time, serial-port clock Pulse duration, serial-port clock low/high | Delay time, CLKX1 (CLKX2) rising edge to FSX1 (FSX2) Delay time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Disable time, CLKX1 (CLKX2) rising edge to DX1 (DX2) Cycle time, serial-port clock Fall time, serial-port clock Rise time, serial-port clock 4 Pulse duration, serial-port clock low/high |

[†] Values derived from characterization data and not tested

NOTE 3: Internal clock with external FSX1 (FSX2) and vice versa are also allowable. However, FSX1 (FSX2) timings to CLKX1 (CLKX2) are always defined depending on the source of FSX1 (FSX2), and CLKX1 (CLKX2) timings are always dependent upon the source of CLKX1 (CLKX2). Specifically, the relationship of FSX1 (FSK2) to CLKX1 (CLKX2) is independent of the source of CLKX1 (CLKX2).





Figure 12. Serial-Port Transmit Timing of Internal Clocks and Internal Frames

MECHANICAL DATA

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-136

