

Triacs

logic level

BT136B series D

GENERAL DESCRIPTION

Glass passivated, sensitive gate triacs in a plastic envelope suitable for surface mounting, intended for use in general purpose bidirectional switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


PINNING - SOT404

PIN	DESCRIPTION
1	main terminal 1
2	main terminal 2
3	gate
mb	main terminal 2


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
V_{DRM}	BT136B- Repetitive peak off-state voltages	500D	600D	V
$I_{T(RMS)}$	RMS on-state current	500	600	A
I_{TSM}	Non-repetitive peak on-state current	4	4	A
		25	25	A

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DRM}	Repetitive peak off-state voltages		-	-500 500 ¹	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq 107^\circ\text{C}$	-	4	A
I_{TSM}	Non-repetitive peak on-state current	full sine wave; $T_j = 25^\circ\text{C}$ prior to surge			
I^2t	I^2t for fusing	$t = 20\text{ ms}$	-	25	A
dl_T/dt	Repetitive rate of rise of on-state current after triggering	$t = 16.7\text{ ms}$	-	27	A
		$t = 10\text{ ms}$	-	3.1	A^2s
		$I_{TM} = 6\text{ A}; I_G = 0.2\text{ A};$			
		$dl_G/dt = 0.2\text{ A}/\mu\text{s}$			
I_{GM}	Peak gate current	$T2+ G+$	-	50	$\text{A}/\mu\text{s}$
V_{GM}	Peak gate voltage	$T2+ G-$	-	50	$\text{A}/\mu\text{s}$
P_{GM}	Peak gate power	$T2- G-$	-	50	$\text{A}/\mu\text{s}$
$P_{G(AV)}$	Average gate power	$T2- G+$	-	10	$\text{A}/\mu\text{s}$
T_{stg}	Storage temperature		-	2	A
T_j	Operating junction temperature		-	5	V
			-	5	W
		over any 20 ms period	-	0.5	W
			-40	150	$^\circ\text{C}$
			-	125	$^\circ\text{C}$

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the triac may switch to the on-state. The rate of rise of current should not exceed 3 A/ μs .

Triacs
logic level
BT136B series D
THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\rightarrow mb}$	Thermal resistance junction to mounting base	full cycle	-	-	3.0	K/W
$R_{th\ j\rightarrow a}$	Thermal resistance junction to ambient	half cycle minimum footprint, FR4 board	-	55	3.7	K/W

STATIC CHARACTERISTICS
 $T_j = 25^\circ C$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{GT}	Gate trigger current	$V_D = 12 V; I_T = 0.1 A$				
		$T2+ G+$	-	2.0	5	mA
		$T2+ G-$	-	2.5	5	mA
		$T2- G-$	-	2.5	5	mA
		$T2- G+$	-	5.0	10	mA
I_L	Latching current	$V_D = 12 V; I_{GT} = 0.1 A$				
		$T2+ G+$	-	1.6	10	mA
		$T2+ G-$	-	4.5	15	mA
		$T2- G-$	-	1.2	10	mA
		$T2- G+$	-	2.2	15	mA
I_H	Holding current	$V_D = 12 V; I_{GT} = 0.1 A$				
V_T	On-state voltage	$I_T = 5 A$	-	1.2	10	mA
V_{GT}	Gate trigger voltage	$V_D = 12 V; I_T = 0.1 A$	-	1.4	1.70	V
I_D	Off-state leakage current	$V_D = 400 V; I_T = 0.1 A; T_j = 125^\circ C$	0.25	0.4	-	V
		$V_D = V_{DRM(max)}; T_j = 125^\circ C$	-	0.1	0.5	mA

DYNAMIC CHARACTERISTICS
 $T_j = 25^\circ C$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV_D/dt	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125^\circ C;$ exponential waveform; $R_{GK} = 1 k\Omega$	-	5	-	V/ μ s
t_{gt}	Gate controlled turn-on time	$I_{TM} = 6 A; V_D = V_{DRM(max)}; I_G = 0.1 A;$ $dI_G/dt = 5 A/\mu s$	-	2	-	μ s

Triacs

logic level

BT136B series D




Fig.1. Maximum on-state dissipation, P_{tot} , versus rms on-state current, $I_{T(RMS)}$, where α = conduction angle.




Fig.4. Maximum permissible rms current $I_{T(RMS)}$, versus mounting base temperature T_{mb} .




Fig.2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \leq 20\text{ms}$.




Fig.5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, $f = 50\text{ Hz}$; $T_{mb} \leq 107^\circ\text{C}$.




Fig.3. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus number of cycles, for sinusoidal currents, $f = 50\text{ Hz}$.




Fig.6. Normalised gate trigger voltage $V_{GT}(T_j)/V_{GT}(25^\circ\text{C})$, versus junction temperature T_j .

Triacs

logic level

BT136B series D




Fig.7. Normalised gate trigger current
 $I_{GT}(T_j)/I_{GT}(25^\circ C)$, versus junction temperature T_j .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current $I_L(T_j)/I_L(25^\circ C)$, versus junction temperature T_j .




Fig.11. Transient thermal impedance $Z_{th\ j\ -mb}$, versus pulse width t_p .




Fig.9. Normalised holding current $I_H(T_j)/I_H(25^\circ C)$, versus junction temperature T_j .




Fig.12. Typical, critical rate of rise of off-state voltage, dV_D/dt versus junction temperature T_j .

Triacs
logic level

BT136B series D

MECHANICAL DATA

Dimensions in mm

Net Mass: 1.4 g




Fig.13. SOT404 : centre pin connected to mounting base.

Notes

1. Epoxy meets UL94 V0 at 1/8".

MOUNTING INSTRUCTIONS


Dimensions in mm

Fig.14. SOT404 : minimum pad sizes for surface mounting.

Notes

1. Plastic meets UL94 V0 at 1/8".