
HB56A832 Series

8,388,608-word $\times$ 32-bit High Density Dynamic RAM Module

HITACHI

ADE-203-
Rev. 0.0
Dec. 1, 1995

Description

The HB56A832 is a $8M \times 32$ dynamic RAM module, mounted 16 pieces of 16Mbit DRAM (HM5117400BS) sealed in SOJ package. An outline of the HB56A832 is 72-pin single in-line package. Therefore, the HB56A832 makes high density mounting possible without surface mount technology. The HB56A832 provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the one side of its module board.

Features


- 72-pin single in-line package
 - Lead pitch : 1.27 mm
- Single 5 V ($\pm 5\%$) supply
- High speed
 - Access time : 60 ns/70 ns/80 ns (max)
- Low power dissipation
 - Active mode : 4.83 W/4.41 W/3.99 W (max)
 - Standby mode : 168 mW (max)
- Fast page mode capability
- 2,048 refresh cycle : 32 ms
- 2 variations of refresh
 - $\overline{\text{RAS}}$ only refresh
 - $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
- TTL compatible

HD56A832 Series

Ordering Information

Type No.	Access Time	Package	Contact Pad
HB56A832BS-6B	60 ns	72-pin SIP socket type	gold
HB56A832BS-7B	70 ns		
HB56A832BS-8B	80 ns		
HB56A832SBS-6B	60 ns	72-pin SIP socket type	solder
HB56A832SBS-7B	70 ns		
HB56A832SBS-8B	80 ns		

Pin Arrangement



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	A10	37	NC	55	DQ11
2	DQ0	20	DQ4	38	NC	56	DQ27
3	DQ16	21	DQ20	39	V _{SS}	57	DQ12
4	DQ1	22	DQ5	40	$\overline{\text{CAS0}}$	58	DQ28
5	DQ17	23	DQ21	41	$\overline{\text{CAS2}}$	59	V _{CC}
6	DQ2	24	DQ6	42	$\overline{\text{CAS3}}$	60	DQ29
7	DQ18	25	DQ22	43	$\overline{\text{CAS1}}$	61	DQ13
8	DQ3	26	DQ7	44	$\overline{\text{RAS0}}$	62	DQ30
9	DQ19	27	DQ23	45	$\overline{\text{RAS1}}$	63	DQ14
10	V _{CC}	28	A7	46	NC	64	DQ31
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ15
12	A0	30	V _{CC}	48	NC	66	NC
13	A1	31	A8	49	DQ8	67	PD1
14	A2	32	A9	50	DQ24	68	PD2
15	A3	33	$\overline{\text{RAS3}}$	51	DQ9	69	PD3
16	A4	34	$\overline{\text{RAS2}}$	52	DQ25	70	PD4
17	A5	35	NC	53	DQ10	71	NC
18	A6	36	NC	54	DQ26	72	V _{SS}

HITACHI
2

4496203 0027889 476

Pin Description


Pin Name	Function
A0-A10	Address input
A0-A10	Refresh address input
DQ0-DQ31	Data-in/data-out
$\overline{\text{CAS0}}-\overline{\text{CAS3}}$	Column address strobe
$\overline{\text{RAS0}}-\overline{\text{RAS3}}$	Row address strobe
$\overline{\text{WE}}$	Read/write enable
V_{CC}	Power supply (+5 V)
V_{SS}	Ground
PD1-PD4	Presence detect pin
NC	No connection

Presence Detect Pinout

Pin No.	Pin Name	HB56A832		
		60 Ns	70 Ns	80 Ns
67	PD1	NC	NC	NC
68	PD2	V_{SS}	V_{SS}	V_{SS}
69	PD3	NC	V_{SS}	NC
70	PD4	NC	NC	V_{SS}

HD56A832 Series

Block Diagram



HITACHI

HD56A832 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	8	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input high voltage	V_{IH}	2.4	—	5.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{SS}

HITACHI

5

■ 4496203 0027892 T60 ■

HD56A832 Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$)

		HB56A832								
		60 ns		70 ns		80 ns				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions	Notes
Operating current	I_{CC1}	—	920	—	840	—	760	mA	$t_{RC} = \min$	1, 2
Standby current	I_{CC2}	—	32	—	32	—	32	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z	
		—	16	—	16	—	16	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2V$ Dout = High-Z	
RAS-only refresh current	I_{CC3}	—	920	—	840	—	760	mA	$t_{RC} = \min$	2
Standby current	I_{CC5}	—	80	—	80	—	80	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable	1
CAS-before-RAS refresh current	I_{CC6}	—	920	—	840	—	760	mA	$t_{RC} = \min$	
Page mode current	I_{CC7}	—	680	—	600	—	560	mA	$t_{PC} = \min$	1, 3
Input leakage current	I_{LI}	-10	10	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 7V$	
Output leakage current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 7V$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -5 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes : 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.

3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

HITACHI

6

4496203 0027893 9T7

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	121	pF	1
Input capacitance ($\overline{\text{WE}}$)	C_{I2}	—	137	pF	1
Input capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$)	C_{I3}	—	48	pF	1
I/O capacitance (DQ0-DQ31)	$C_{I/O}$	—	29	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout.

AC Characteristics


- Refer to the HM5117400B Series data sheet.
- The HB56A832 writes data only in early write cycle ($t_{wCS} \geq t_{wCS}(\text{min})$).
Delayed write cycle is not available. ($\overline{\text{OE}}$ pin is fixed to V_{SS})

HD56A832 Series


Physical Outline

Unit : mm/inch


• HB56A832BS/SBS Series



Detail A



Detail B



HITACHI
8

4496203 0027895 77T