



Four-Channel 12-Bit Sampling A/D Converter for Digital Signal Processing

AD1334

1.1 Scope.

This specification covers the detail requirements for a hybrid, 12-bit analog-to-digital converter including quad sample-and-hold, multiplexer, reference, timing circuitry and FIFO memory.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD1334TD/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-H-1000: package outline: DH-40A.

1.3 Absolute Maximum Ratings.

Positive Analog Supply Voltage to Power/Signal Ground	+18 V
Negative Analog Supply Voltage to Power/Signal Ground	-18 V
Digital Supply Voltage to Digital Ground	+7 V
Power/Signal Ground to Digital Ground	-0.3 V to +0.3 V
Analog Input to Power/Signal Ground	-V _S to +V _S
Digital Input to Digital Ground	-0.3 V to V _{DD} +0.3 V
Analog Output Short Circuit Duration	Indefinite
Digital Output Short Circuit Duration	1 Output for 1 sec
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering 10 sec)	+300°C

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 8^\circ\text{C}/\text{W}$
 $\theta_{JA} = 25^\circ\text{C}/\text{W}$

18

AD1334—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit @+25°C	Sub Group 1	Sub Group 2, 3	Sub Group 7	Test Condition ^{1, 2}	Units
SAMPLE-AND-HOLD								
Acquisition Time to 0.01%	SH _{TACQ}	-1	7.5					μs max
Droop Rate	SH _{DRP}	-1	1					mV/ms max
Droop Rate, over Temperature	SH _{TCDRP}	-1	Doubles					/10°C
Aperture Delay	SH _{AD}	-1	15					ns max
Effective Aperture Delay	SH _{EAD}	-1	-700				Note 3	ns min
		-1	-850				Note 4	ns max
S/H, MUX & A/D CONVERTER								
Input Impedance	AD _{ZIN}	-1	2					kΩ min
Input Voltage Range	AD _{VIN}	-1	±5					V
CLK IN Frequency	f _{CLK}	-1	1.0		2.5	2.5		MHz min
CLK Duty Cycle	AD _{DC}	-1	45		2.5	2.5		MHz max
			55					% min
								% max
Sampling Rate Per Channel								
Simultaneous Mode (SIMULT = LOW)								
1 Channel	f _{SS1}	-1	67					kHz max
2 Channels	f _{SS2}	-1	46					kHz max
3 Channels	f _{SS3}	-1	35					kHz max
4 Channels	f _{SS4}	-1		28	28			kHz max
Independent Mode (SIMULT = HIGH)								
1 Channel	f _{S11}	-1	67					kHz max
2 Channels	f _{S12}	-1	67					kHz max
3 Channels	f _{S13}	-1	44					kHz max
4 Channels	f _{S14}	-1	33					kHz max
Resolution	AD _{RES}	-1		12	12			Bits
Integral Nonlinearity	AD _{INL}	-1		±1	±1 1/2			LSB max
Differential Nonlinearity	AD _{DNL}	-1		±1	±2			LSB max
- Full-Scale Error	AD _{FSE-}	-1		±4	±13			LSB max
+ Full-Scale Error	AD _{FSE+}	-1		±4	±13			LSB max
- Full-Scale PSRR	PSRR-	-1		±1.5	±1.5			LSB/V max
+ Full-Scale PSRR	PSRR+	-1		±1.5	±1.5			LSB/V max
Signal-to-Noise Ratio ⁵	SNR	-1				70	f _{IN} = 13.6 kHz	dB min
Total Harmonic Distortion ⁵	THD	-1				-76	f _{IN} = 13.6 kHz	dB max
Intermodulation Distortion	IMD	-1				-76	f _{IN} = 13.1 kHz and 13.6 kHz	dB max
Channel-to-Channel Isolation ⁶ SIMULT = LOW	CCI _L	-1				70	f _{IN} = 8.0 kHz	dB min
REFERENCE								
Reference Voltage	V _{REF}	-1				-5.05	I _{REF} = 1 mA	V min
Reference Current	I _{REF}	-1		±1		-4.95	I _{REF} = 1 mA	V max mA min
DIGITAL INPUTS & OUTPUTS								
Input Voltage, Logic Low	V _{IL}	-1		0.8	0.8			V max
Input Voltage, Logic High	V _{IH}	-1		2.0	2.25			V min
Input Current	I _I	-1		±250	±250			μA max
Output Voltage, Logic Low	V _{OL1}	-1		0.4			I _{OL} = 4 mA	V max
Output Voltage, Logic High	V _{OL2}	-1			0.4		I _{OL} = 3.2 mA	V max
Output Voltage, Logic High	V _{OH1}	-1		2.4			I _{OH} = -4 mA	V min
Output Voltage, Logic High	V _{OH2}	-1			2.4		I _{OH} = -3.2 mA	V min
High Impedance Leak Current, D0-D13	I _{OZ}	-1		±250	±250			μA max
IRQ Off-State Leakage	I _{OZ}	-1		±10	±20			μA max
RST Pulse Width	t _{RPW}	-1	10					ns min

Test	Symbol	Device	Design Limit @+25°C	Sub Group 1	Sub Group 2, 3	Sub Group 7	Test Condition ^{1, 2}	Units
DIGITAL INPUTS & OUTPUTS (Cont.)								
FIFO Fall-Thru Time IRQ LOW to D0-D13 Valid	t_{FT} t_{DVAL}	-1 -1	800 0				Note 7	ns max ns max
POWER SUPPLY								
+ Analog Supply	$+V_S$	-1	+11.4 +15.75					V min V max
- Analog Supply	$-V_S$	-1	-11.4 -15.75					V max V min
Digital Supply	V_{DD}	-1	+4.75 +5.25					V min V max
+ Analog Supply Current	I_{S+}	-1			60			mA max
- Analog Supply Current	I_{S-}	-1			50			mA max
Logic Supply Current	I_{DD}	-1			15			mA max
Power Consumption	P_{D1} P_{D2}	-1 -1			1.2 1.5		$V_S = \pm 12 V$ $V_S = \pm 15 V$	W max W max
READ CYCLE							Note 8	
Read Cycle Time	t_{RC}	-1	25 35				$C_{OUT} = 30 pF$ $C_{OUT} = 100 pF$	ns min ns min
Data Access Time	t_A	-1	15 25				$C_{OUT} = 30 pF$ $C_{OUT} = 100 pF$	ns max ns max
Out Low Impedance Time	t_{LZ}	-1	2				$C_{OUT} = 150 pF$	ns min
Out High Impedance Time	t_{HZ}	-1	15 25				$C_{OUT} = 30 pF$ $C_{OUT} = 100 pF$	ns max ns max
Output Hold Time	t_{OH}	-1	2					ns min
A0 Valid to RD Low	t_{A0RD}	-1	3					ns min
RD High to A0 Invalid	t_{RDA0}	-1	3					ns min
A0 Valid to CS Low	t_{AOCS}	-1	3					ns min
CS High to A0 Invalid	t_{CSA0}	-1	3					ns min
WRITE CYCLE								
Write Cycle Time	t_{WC}	-1	15					ns min
Write Pulse Width	t_{WP}	-1	5					ns min
Data Setup Time	t_{SU}	-1	2					ns min
Input Hold Time	t_{IH}	-1	4					ns min
A0 Valid to WR Low	t_{A0WR}	-1	3					ns min
WR High to A0 Invalid	t_{WRA0}	-1	3					ns min
A0 Valid to CS Low	t_{AOCS}	-1	3					ns min
CS High to A0 Invalid	t_{CSA0}	-1	3					ns min

NOTES

¹Specifications are per channel in 4-channel simultaneous mode SAMPLE 0-3 connected together and SIMULT = LOW, at $F_S = 28$ kHz, and with SAMPLE 0-3 having an 88% duty cycle unless noted.

²All specifications with $+V_S = 15 V$, $-V_S = -15 V$, $V_{DD} = +5 V$, $f_{CLK} = 2.5$ MHz, CONTROL ENB = Logic Low unless otherwise noted.

³Aperture delay is the time delay from the SAMPLE input to S/H switch opening and is a measure of digital time delay through the S/H.

⁴Effective aperture delay is the difference between analog and digital time delays described in (2) and (3).


⁵THD of harmonics 2-7 of the fundamental. SNR of fundamental less harmonics 2-7.

⁶Isolation of anyone channel from remaining three channels which have near maximum amplitude ac signals at their inputs.

⁷RD, CS, A0 = LOW; WR, RST = HIGH.

⁸ $C_{OUT} = 30$ pF or 100 pF except as noted.

3.2.1 Functional Block Diagram and Terminal Assignments.



3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (I).

4.2.1 Life/Test Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in per MIL-STD-883 Method 1015 test condition (B).

