

High Speed 8-Bit Monolithic A/D Converter

T-51-10-08

AD9002

FEATURES 150MSPS Encode Rate Low Input Capacitance: 17pF Low Power: 750mW -5.2V Single Supply MIL-STD-883 Compliant Versions Available

Radar Systems **Digital Oscilloscopes/ATE Equipment** Laser/Radar Warning Receivers Digital Radio Electronic Warfare (ECM, ECCM, ESM) Communication/Signal Intelligence


GENERAL DESCRIPTION

The AD9002 is an 8-bit, high speed, analog-to-digital converter. The AD9002 is fabricated in an advanced bipolar process which allows operation at sampling rates in excess of 150 megasamples/ second. Functionally, the AD9002 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the ECL compatible output latches.

An exceptionally wide large signal analog input bandwidth of 160MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9002 allows very accurate acquisition of high speed pulse inputs, without an external track-and-hold. The comparator output decoding scheme minimizes false codes which is critical to high speed linearity.

The AD9002 provides an external hysteresis control pin which can be used to optimize comparator sensitivity to further improve performance. Additionally, the AD9002's low power dissipation of 750mW makes it usable over the full extended temperature

FUNCTIONAL BLOCK DIAGRAM



range. The AD9002 also incorporates an overflow bit to indicate overrange inputs. This overflow output can be disabled with the overflow inhibit pin.

The AD9002 is available in two grades, one with 0.5LSB linearity and one with 0.75LSB linearity. Both versions are offered in an industrial grade, -25°C to +85°C, packaged in a 28-pin DIP and a 28-pin PLCC. The military temperature range devices, -55°C to +125°C, are available in ceramic DIP and LCC packages and are compliant to MIL-STD-883 Class B.

AD9002 - SPECIFICATIONS

T-51-10-08

$\begin{array}{llllllllllllllllllllllllllllllllllll$	Digital Output Current 20mA Operating Temperature Range AD9002AD/BD/AN/BN/AP/BP -25°C to +85°C AD9002SE/SD/TD/TE -55°C to +125°C Storage Temperature Range -65°C to +150°C Junction Temperature³ +175°C
Differential Reference Voltage 2.1V Reference Midpoint Current ±4mA ENCODE to ENCODE Differential Voltage 4V	Junction Temperature ³

Electrical Characteristics ($-V_s = -5.2V$; Differential Reference Yoltage = 2.0V, unless otherwise stated).

Parameter	m	Test		02AD/A			02BD/BI			9002SID/S	_		002TD/		
RESOLUTION	Temp	Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unite
	<u> </u>		8			8			8			8			Bits
DCACCURACY	i	l _	1												
Differential Linearity	+ 25°C	I	ľ	0.6	0.75		0.4	0.5		0.6	0.75		0.4	0.5	LSB
	Full	VI			1.0	1		0.75			1.0			0.75	LSB
Integral Linearity	+ 25°C	1		0.6	1.0	I	0.4	0.5	1	0.6	1.0	ł	0.4	0.5	LSB
Na Mississ Co. Lo.	Full	VI.			1.2			1.2	İ		1.2			1.2	LSB
No Missing Codes	Full	VI	GUA	RANTE	ED	GUA	RANTE	ED	GU/	RANTE	ED	GUA	RANTE	ED	
INITIAL OFFSET ERROR		1	ŀ												
Top of Reference Ladder	+ 25°C	I	ļ	8	14	1	8	14		8	14		8	14	mV
	Full	VI	l		17	1		17	1		17	ł		17	mV
Bottom of Reference Ladder	+ 25°C	I		4	10	1	4	10	1	4	10	1	4	10	mV
0% - P : 6 0	Full	VI			12			12	1		12		•	12	mV
Offset Drift Coefficient	Full	V	L	20			20		L	20		l	20		μV/°C
ANALOG INPUT		1													
Input Bias Current ⁴	+ 25°C	I		60	100	1	60	100	l	60	100	}	60	100	μΛ
	Full	VI			200	1		200	1		200			200	μA
Input Resistance	+ 25°C	Ш	100	200		100	200		100	200		100	200		kΩ
Input Capacitance	+ 25°C	Ш		17	22		17	22		17	22		17	22	pF
Large Signal Bandwidth ⁵	+ 25°C	V		160			160		1	160			160		MHz
Input Slew Rate ⁶	+ 25°C	V	l	440		1	440			440			440		V/µs
REFERENCE INPUT						 			 			 			
Reference Ladder Resistance	+ 25°C	l vi	64	80	110	64	80	110	64	80	110	64	80	110	Ω
Ladder Temperature Coefficient		v		0.25			0.25			0,25	***	۳ ا	0.25	110	Ω/°C
Reference Input Bandwidth	+ 25°C	v	1	10			10			10		Ī	10		MHz
DYNAMIC PERFORMANCE		<u> </u>													MILIE
Conversion Rate	+ 25°C	l ı	125	150		125	150		125	150					
Aperture Delay	+ 25°C	v	123	1.3		123			125			125	150		MSPS
Aperture Uncertainty (Jitter)	+25°C	v		1.5		1	1.3 15		l	1.3		l	1.3		ΩŞ
Output Delay (tpD)7.8	+ 25°C	i	2.5	3.7	5.5	2.5	3.7	5.5	2.5	15 3.7			15	4.1	ps
Transient Response	+25°C	v	4.5	6	2.3	2.3		3.3	2.3		5.5	2.5	3.7	5.5	DS .
Overvoltage Recovery Time ¹⁰	+ 25°C	v				i	6			6			6		13\$
Output Rise Time	+25°C	ĭ		6	10		6	3.0	İ	6	• •		6		ns
Output Fall Time?	+25°C	i			3.0 2.5			3.0			3.0			3.0	D3
Output Time Skew ^{7,11}	+25°C	v		0.6	2.5			2.5			2.5			2.5	D3 -
	+23 C	· ·		0.0		ļ. <u>. </u>	0.6		<u> </u>	0.6			0.6		113
ENCODE INPUT	i I														
Logic "1" Voltage?	Full	VI	~ 1.1			-1.1			-1.1			-1.1			. V
Logic "0" Voltage7	Full	VI			-1.5			- 1.5			-1.5			-1.5	٧
Logic "1" Current	Full	VI			150			150			150			150	μΛ.
Logic "0" Current	Full	VI		_	120			120			120			120	μA
Input Capacitance	+ 25°C	V		3		1	3			3			3		pF
Encode Pulse Width (Low)12	+ 25°C	1	1.5			1.5			1.5			1.5			nŝ
Encode Pulse Width (High)12	+ 25°C	1	1.5			1.5			1.5			1.5			ns ns
OVERFLOW INHIBIT INPUT]														
0V Input Current	Full	VI		144	300	1	144	300		144	300		144	300.	μΛ
ACLINEARITY13															
Effective Bits14	+ 25°C	v		7.6		l	7.6			7.6			7.6	- 1	D)
In-Band Harmonics		·				1	,			,.0			7.0		Bits
dc to 1.23MHz	+ 25°C	ī	48	55		48	55		48	55	i	48	55		dΒ
dc to 9.3MHz	+ 25°C	v I		50		"	50		70	50		***	50	1	dB
dc to 19.3MHz	+ 25°C	v l		44		1	44			44			44		dB
Signal-to-Noise Ratio 15	+ 25°C	i l	46	47.6		46	47.6		46	47.6	- 1	46	44 47.6	l	dB dB
Two Tone Intermod Rejection 16	+ 25°C	v l	,,,	60		"	60	- 1	TU	60	- 1	40	47.6 60	ł	dB dB
DIGITAL OUTPUTS'						ļ							- 00		45
	P	,,,				١								- 1	
Logic "1" Voltage Logic "0" Voltage	Full	VI	-1.1			-1.1		ا ء .	- 1.1			-1.1			ν.
	Full	IV			- 1.5			-1.5			-1,5			-1.5	V
POWER SUPPLY ¹⁷															
Supply Current (- 5.2V)	+ 25°C	I		145	175		145	175		145	175		145	175	mA ·
	Full	VI			200			200			200			200	mA
Nominal Power Dissipation	+ 25°C	v		750			750			750			750		m₩
Reference Ladder Dissipation	+ 25°C	v		50			50	i		50	1		50	İ	m₩
Power Supply Rejection Ratio 18	+ 25°C	1		0.8	1.5	i	0.8	1.5		0.8	1.5		0.8	1.5	mV/V
	i													4.7	*** T / Y

NOTES

'Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended

implied. Exposure to absolute maximum rating conditions for extended so time may affect device reliability. ${}^2 + V_{RBP} \ge - V_{RBP}$ under all circumstances. ${}^3Maximum \text{ junction temperature } (t_j \text{ max}) \text{ should not exceed } 175^{\circ}\text{C}$ for ceramic packages, and 150°C for plastic packages: $t_j = PD \left(\theta_{jA}\right) + t_A$ $PD \left(\theta_{jC}\right) + t_C$ where

PD = power dissipation θ_{JA} = thermal impedance from junction to ambient (°C/W) θ_{JC} = thermal impedance from junction to case (°C/W) t_A = ambient temperature (°C)

th = ambient temperature (°C) $t_C = case temperature (°C)$ typical thermal impedances are: Ceramic DIP $\theta_{1A} = 56^{\circ}\text{C/W}$; $\theta_{1C} = 20^{\circ}\text{C/W}$ Plastic DIP $\theta_{1A} = 60^{\circ}\text{C/W}$; $\theta_{1C} = 20^{\circ}\text{C/W}$ Ceramic LCC $\theta_{1A} = 69^{\circ}\text{C/W}$; $\theta_{1C} = 23^{\circ}\text{C/W}$ PLCC $\theta_{1A} = 60^{\circ}\text{C/W}$, $\theta_{1C} = 19^{\circ}\text{C/W}$.

Measured with AIN = 0V.

⁵Measured by FFT analysis where fundamental is -3dBc. ⁶Input slew rate derived from rise time (10 to 90%) of full scale input.

**Note seew rate derived from rise time (10 to 20%) of ruit scale input.

Outputs terminated through 1000 to -2V.

**Measured from ENCODE in to data out for LSB only,

For full-scale step input, 8-bit accuracy is attained in specified time.

Recovers to 8-bit accuracy in specified time after 150% full-scale input

overvoltage.

11 Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.

¹²ENCODE signal rise/fall times should be less than 10ns for normal

42E D

operation.

13 Measured at 125MSPS encode rate.

¹³Messured at 123MSPS encode rate.

¹⁴Analog input frequency = 1,23MHz.

¹⁵RMS signal to rms noise, with 1,23MHz analog input signal.

¹⁶Input signals 1V p-p @1.23MHz and 1V p-p @2.30MHz.

¹⁷Supplies should remain stable within ±5% for normal operation.

¹⁸Messured at -5.2V ±5%,

Specifications subject to change without notice.

devices.

Recommended Operating Conditions

		Input Voltage	
Parameter	Min	Nominal	Max
- V _s	-5.46	-5.20	-4.94
+V _{REF}	-V _{REF}	0.0V	+0.1
– V _{REF}	-2.1	-2.0	+V _{REF}
Analog Input	-V _{REF}		+ V _{REF}

	
EXPLANATION	ON OF TEST LEVELS
Test Level I	- 100% production tested.
Test Level II	 100% production tested at +25°C, and sample tested at specified temperatures.
Test Level III	- Sample tested only.
Test Level IV	 Parameter is guaranteed by design and characteriza- tion testing.
Test Level V	- Parameter is a typical value only.
Test Level VI	All devices are 100% production tested at + 25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at

temperature extremes for commercial/industrial

ORDERING GUIDE

Model	Linearity	Temperature Range	Package Option ¹
AD9002AD	0.75LSB	-25°C to +85°C	D-28
AD9002BD	0.50LSB	-25°C to +85°C	D-28
AD9002AN	0.75LSB	-25°C to +85°C	N-28
AD9002BN	0.50LSB	-25°C to +85°C	N-28
AD9002AP	0.75LSB	-25°C to +85°C	P-28A
AD9002BP	0.50LSB	-25°C to +85°C	P-28A
AD9002SD ²	0.75 LSB	-55°C to +125°C	D-28
AD9002SE ²	0.75 LSB	-55°C to +125°C	E-28A
AD9002TD ²	0.50 LSB	-55°C to +125°C	D-28
AD9002TE ²	0.50 LSB	-55°C to +125°C	E-28A

NOTES

¹D = Ceramic DIP; E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.


²MIL-STD-883 versions available: Contact factory.

T-51-10-08

FUNCTIONAL DESCRIPTION

Pin#	Name	Description						
1 2	DIGITAL GROUND OVERFLOW INH	One of four digital ground pins. All digital ground pins should be connected together. OVERFLOW INHIBIT controls the data output polarity for overvoltage inputs.						
,		OVERFLOW ENABLED ANALOG (FLOATING OR -5.2V) OVERFLOW INHIBITED (GND) INPUT OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈ OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈						
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
3	HYSTERESIS	The Hysteresis control voltage varies the comparator hysteresis from 0 mV to 10 mV, for a change from -5.2 V to -2.2 V at the Hysteresis control pin.						
4	+V _{REF}	The most positive reference voltage for the internal resistor ladder.						
5	ANALOG INPUT	One of two analog input pins. Both analog input pins should be connected together.						
6	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.						
7	ENCODE	Noninverted input of the differential encode input. This pin is driven in conjunction with ENCODE. Data is latched on the rising edge of the ENCODE signal.						
8	ENCODE.	Inverted input of the differential encode input. This pin is driven in conjunction with ENCODE.						
9	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together,						
10	ANALOG INPUT	One of two analog input pins. Both analog inputs should be connected together.						
11	-V _{REF}	The most negative reference voltage for the internal resistor ladder,						
12	REF _{MID}	The midpoint tap on the internal resistor ladder.						
13	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.						
14	DIGITAL - V _s	One of two negative digital supply pins (nominally $-5.2V$). Both digital supply pins should be connected together.						
15	DI	Digital data output (LSB).						
16-19	D2-D5	Digital data output.						
20	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.						
21,22	ANALOG – V _s	One of two negative analog supply pins (nominally $-5.2V$). Both analog supply pins should be connected together.						
23	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.						
24, 25	D6, D7	Digital data output.						
26	D8	Digital data output (MSB).						
27	OVERFLOW	Overflow data output. Logic high indicates an input overvoltage $(V_{IN} > + V_{REF})$ if OVERFLOW INHIBIT is enabled (overflow enabled, $-5.2V$). See OVERFLOW INHIBIT.						
28	DIGITAL -V _s	One of two negative digital supply pins (nominally -5.2V), Both digital supply pins should be connected together.						

PIN DESIGNATIONS





AD9002


T-51-10-08

TIMING DIAGRAM ANALOG INPUT N+2 APERTURE DELAY **ENCODE**

INPUT OUTPUT CIRCUITS









DIE LAYOUT AND MECHANICAL INFORMATION







Die Dimensions 106 \times 114 \times 15 (\pm 2) mils Metalization . Backing . . . None Substrate Potential Passivation . . . Die Attach Gold Eutectic (Ceramic) Epoxy (Plastic) Bond Wire 1-1.3 mil Gold; Gold Ball Bonding

ANALOG-TO-DIGITAL CONVERTERS 2-685

REV. A

ALL SUPPLIES ±5%

AD9002

APPLICATION INFORMATION

The AD9002 is compatible with all standard ECL logic families, including 10K and 10KH. 100K ECL's logic levels are temperature compensated, and are therefore compatible with the AD9002 (and most other ECL device families) only over a limited temperature range. To operate at the highest encode rates, the supporting logic around the AD9002 will need to be equally fast. Whichever of the ECL logic families is used, special care must be exercised to keep digital switching noise away from the analog circuits around the AD9002. The two most critical items are digital supply lines and digital ground return.

The input capacitance of the AD9002 is an exceptionally low 17pF. This allows the use of a wide range of input amplifiers, both hybrid and monolithic. To take full advantage of the wide input bandwidth of the AD9002, a hybrid amplifier such as the AD9610 will be required. For those applications that do not require the full input bandwidth of the AD9002, more traditional monolithic amplifiers, such as the AD846, will work very well. Overall performance with any amplifier can be improved by inserting a 10Ω resistor in series with the amplifier output.

The output data is buffered through the ECL compatible output latches. All data is delayed by one clock cycle, in addition to the latch propagation delay (tpD), before becoming available at the outputs. Both the analog-to-digital conversion cycle and the data transfer to the output latches are triggered on the rising edge of the differential, ECL compatible ENCODE signal (see timing diagram). In applications where only a single-ended signal is available, the AD96685, a high speed, ECL voltage comparator, can be employed to generate the differential signals. All ECL signals (including the overflow bit) should be terminated properly to avoid ringing and reflection.

The AD9002 also incorporates a HYSTERESIS control pin which provides from 0 to 10mV of additional hysteresis in the comparator input stages. Adjustments in the HYSTERESIS control voltage may help improve noise immunity and overall performance in harsh environments.

The OVERFLOW INHIBIT pin of the AD9002 determines how the converter handles overrange inputs (AIN \gg + V_{REF}). In the "enabled" state (floating at -5.2V), the OVERFLOW output will be at logic HIGH and all other outputs will be at logic LOW for overrange inputs (return-to-zero operation). In the "inhibited" state (tied to ground), the OVERFLOW output will be at logic LOW, and all other outputs will be at logic HIGH for overrange inputs (nonreturn-to-zero operation).

The AD9002 provides outstanding error rate performance. This is due to tight control of comparator offset matching and a fault tolerant decoding stage. Additional improvements in error rate are possible through the addition of hysteresis (see HYSTERESIS control pin). This level of performance is extremely important in fault-sensitive applications such as digital radio (QAM).

Dramatic improvements in comparator design and construction give the AD9002 excellent dynamic characteristics, especially SNR (signal-to-noise ratio). The 160MHz input bandwidth and low error rate performance give the AD9002 an SNR of 48dB with a 1.23MHz input. High SNR performance is particularly important in wide bandwidth applications, such as pulse signature analysis, commonly performed in advanced radar receivers.

T-51-10-08


LAYOUT SUGGESTIONS

Designs using the AD9002, like all high speed devices, must follow a few basic layout rules to insure optimum performance. Essentially, these guidelines are meant to avoid many of the problems associated with high speed designs. The first requirement is for a substantial ground plane around and under the AD9002. Separate ground plane areas for the digital and analog components may be useful, but these separate grounds should be connected together at the AD9002 to avoid the effects of "ground loop" currents.

The second area that requires an extra degree of attention involves the three reference inputs, $+V_{REF}$, REF_{MID} , and $-V_{REF}$. The $+V_{REF}$ input and the $-V_{REF}$ input should both be driven from a low impedance source (note that the $+V_{REF}$ input is typically tied to analog ground). A low drift amplifier should provide satisfactory results, even over an extended temperature range. Adjustments at the REF_{MID} input may be useful in improving the integral linearity by correcting any reference ladder skews. The application circuit shown below demonstrates a simple and effective means of driving the reference circuit.

The reference inputs should be adequately decoupled to ground through $0.1\mu F$ chip capacitors to limit the effects of system noise on conversion accuracy. The power supply pins must also be decoupled to ground to improve noise immunity; $0.1\mu F$ and $0.01\mu F$ chip capacitors are recommended.

The analog input signal is brought into the AD9002 through two separate input pins. It is very important that the two input pins be driven symmetrically with equal length electrical connections. Otherwise, aperture delay errors may degrade converter performance at high frequencies.




Typical AD9002 Application

AD9002

AD9002 EVALUATION CIRCUIT

T-51-10-08



*CONTACT FACTORY ABOUT EVALUATION BOARD AVAILABILITY

9

T-51-10-08

AD9002 DYNAMIC PERFORMANCE

