

μP-Compatible 10-Bit High-Speed A/D Converter

ADC-910

FEATURES

- Includes Clock, Reference, 3-State Buffered Outputs
- Fast Conversion Time 6μs
- Four Input Ranges . . +/-2.5V, +/-5.0V, +5.0V and +10.0V
- 1/2 LSB INL
- No Missing Codes Over Temperature
- Low ESD Sensitivity Due to Rugged Bipolar Processing
- Software Programmable Unipolar/Bipolar
- Easily Interfaced to 8 and 16-Bit μP Bus
- Available in Die Form

ORDERING INFORMATION†

PMI MODEL NO.	TEMPERATURE RANGE
ADC910AT*	550010500
ADC910BT*	-55°C/+125°C
ADC910ET	0500 / 0500
ADC910FT	-25°C/+85°C
ADC910GT	000447000
ADC910HT	0°C/+70°C


For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

GENERAL DESCRIPTION


The ADC-910 is a 10-bit A/D converter designed specifically for interfacing with microprocessors. 3-state data outputs

allow direct connection to an 8-bit data bus in an MSB byte of 8 bits and an LSB byte of 2 bits. A command register with read/write inputs and 3 Chip Select inputs to control the 10 data lines is included. Interrupt enable, start conversion and bipolar/unipolar mode selection are controlled by the data bus. The use of high-speed Linear Differential Logic results in fast $(6\mu s)$ conversion time and low power dissipation.

PIN CONNECTIONS



SIMPLIFIED SCHEMATIC



REV. B

ANALOG-TO-DIGITAL CONVERTERS 2-819

Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

ABSOLUTE MAXIMUM RATINGS Operating Temperature Range ADC-910AT/BT -55°C to +125°C ADC-910ET/FT -25°C to +85°C ADC-910GT/HT 0°C to +70°C Maximum Junction Temperature (Tj) 175°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 60 sec) 300°C Supply Voltage (V+) 6V Supply Voltage (V-) 6V V+ to V 12V

Logic Inputs+6V, -0.3V

28-Pin Hermetic DIP (T)	50	7	°C/W
PACKAGE TYPE	Θ _{JA} (Note 1)	e _{jc}	UNITS
V _{IN A} V _{IN B} Reference Inputs Digital Ground to Analo			7.5V 3.0V
Logic Outputs (in 3-stat			

NOTE:
 1. \(\theta_{jA}\) is specified for worst case mounting conditions, i.e., \(\theta_{jA}\) is specified for device in socket for CerDIP package.

ELECTRICAL CHARACTERISTICS at V+ = 5V, V- = -5V, $V_{REF} = 2.5V$, $f_{CLK} = 0.5MHz$; $T_A = -55^{\circ}C$ to +125°C apply for ADC-910AT/BT, unless otherwise noted.

			AD	C-910	AT	AE	C-910	BT	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Integral Nonlinearity		T _A = 25°C	_	_	1/2	_	_	1	LSB
(Note 3)	INL	T _A = Full Temp. Range	_		3/4	_		1	
Gain Drift	TCG _{FS}	External Reference	_	_	25	_	_	30	ppm FS/°C
(Note 1)		Internal Reference	_	_	40			50	ppm PS/*C
Reference Line Regulation		4.75V < V+ < 5.25V	_		500			600	μV/V
Positive Supply Current	I+		_	30	40		30	40	mA
Negative Supply Current	I-			50	60		50	60	mA

ELECTRICAL CHARACTERISTICS at V+ = 5V, V- = -5V, $V_{REF} = 2.5V$, $f_{CLK} = 0.5MHz$; $T_A = -25^{\circ}C$ to +85°C apply for ADC-910ET/FT, unless otherwise noted.

			AD	C-910	ET	AE	C-910	FT	
PARAMETER	SYMBOL CONDITIONS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Integral Nonlinearity		T _A = 25°C	_	_	1/2	_	_	1	LSB
(Note 3)	INL	T _A = Full Temp. Range	_	_	1/2			1	
Gain Drift		External Reference	_	-	20	_	_	25	ppm FS/°C
(Note 1)	TCG _{FS}	Internal Reference			35			45	ррін гэ/ С
Reference Line Regulation		4.75V < V+ < 5.25V	_		500			600	μV/V
Positive Supply Current	I+			30	40		30	40	mA
Negative Supply Current	I-			50	60		50	60	mA

ELECTRICAL CHARACTERISTICS at V+ = 5V, V- = -5V, $V_{REF} = 2.5V$, $f_{CLK} = 0.5MHz$; $T_A = 0^{\circ}C$ to +70°C apply for ADC-910GT/HT, unless otherwise noted.

			AD	C-910	GT	AC	C-910	HT	
PARAMETER	SYMBOL CONDITIONS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Integral Nonlinearity INL (Note 3)	T _A = 25°C		_	1/2	_	_	1	LSB	
		T _A = Full Temp. Range			3/4	_		1	
Gain Drift	TCG _{FS}	External Reference	_	10	_	_	10	_	ppm FS/°C
(Note 1)		Internal Reference		25		_	25		ppiii r 3/ C
Reference Line Regulation		4.75V < V+ < 5.25V		300	_		300		ν/۷
Positive Supply Current	‡ +		_	30		_	30		mA
Negative Supply Current	1-		-	50	_		50		mA


$\textbf{ELECTRICAL CHARACTERISTICS} \ \text{at V+} \ = \ 5\text{V}, \ \text{V-} = -5\text{V}, \ \text{V}_{\text{REF}} = 2.5\text{V}, \ \text{f}_{\text{CLK}} = 0.5\text{MHz}; \ \text{T}_{\text{A}} = 25^{\circ}\text{C}, \ \text{unless otherwise noted}.$

		00101710110	ADC-9	10AT/E	T/GT MAX	ADC-9	10BT/	FT/HT MAX	UNITS
PARAMETER	SYMBOL	CONDITIONS		111	MAA			mos.	
Resolution	N	T _A = Full Temp. Range	10			10			Bits
Resolution for which No Missing Codes Guaranteed		T _A = Full Temp. Range (Notes 2, 3)	10		_	10	-		Bits
Gain Error	G _{FSE}	V _{REF} = 2.500V (Notes 2, 3)		_	4			6	LSB
Unipolar Mode Offset Error	V _{ZSE}	T _A = Full Temp. Range	_		1/2		_	1	LSB
Bipolar Mode Offset Error	V _{OSE}		_	_	1	_		1.5	LSB
Bipolar Mode Zero- Scale Offset Drift	TCVzs	T _A = Full Temp. Range (Note 1)			1	-	_	1.5	LSB
Analog Input Impedance	RINA	Pin 20	3.5	5	8	3.5	5	8	kΩ
Analog Input Impedance	RINB	Pin 19	1.75	2.5	4	1.75	2.5	4	kΩ
Reference Input Resistance	R _{REF}	Pin 22	1.75	2.5	3.5	1.75	2.5	3.5	kΩ
Reference Voltage Output	V _{REF} OUT	Pin 17, Untrimmed	2.45	2.50	2.55	2.45	2.50	2.55	v
Reference Voltage Trim Range		$R_T = 10k\Omega$	±40	_	_	±40		_	mV
Reference Output Load Regulation		1mA < I < 5mA, T _A = Full Temp. Range	_	-	1.5	-	_	1.5	mV/mA
Positive Power Supply Sensitivity	+P _{SS}	4.75V to 5.25V		_	1/2		_	1/2	LSB
Negative Power Supply Sensitivity	-P _{SS}	-4.75V to -5.25V	_	-	1/2	_	_	1/2	LSB
Conversion Time	тс	f _{CLK} = 1MHz (Note 4)			6		6	-	μ5
Conversion Time	T _C	f _{CLK} = 0.5MHz (Note 5)		_	12		12		μs
Digital Input High	V _{INH}	T _A = Full Temp. Range	2.0		_	2.0	_		v
Digital Input Low	V _{INL}	T _A = Full Temp. Range			0.8		_	0.8	V
Digital Input Current	I _{INH}	T _A = Full Temp. Range	_	0.4	1		0.4	1	μΑ
Digital Input Current	I _{INL}	T _A = Full Temp. Range	_	10	20	_	10	20	ДΑ
Digital Output High	V _{OH}	I _{OH} = −400μA, T _A = Full Temp. Range	2.4	3.7		2.4	3.7	_	v
Digital Output Low	V _{OL}	I _{OL} = 1.6mA, T _A = Full Temp. Range	_	0.1	0.4		0.1	0.4	v
Digital Output Current	I _{OH}	V _{OH} = 2.4V	-400			-400		_	μА
Digital Output Current	loL	V _{OL} = 0.4V		-	1.6	_		1.6	mA
Three-State Output Leakage	loz	T _A = Full Temp. Range	_	5	10	_	5	10	μА

NOTES:

- Change in 25°C value from 25°C to T_{Min} or T_{Max}.
 Tested in the 5V unipolar mode at 6μs conversion time.
- 3. Tested in the $\pm 5 \text{V}$ bipolar mode at $12 \mu \text{s}$ conversion time.
- 4. Applies to 5V input unipolar operation; see Figure 1 for connections.
- 5. Applies to 10V input unipolar operation, and ±5V/±10V input bipolar operation; see Figure 1 for connections.

DICE CHARACTERISTICS



WAFER TEST LIMITS at V+ = 5V, V- = -5V, V_{REF} = 2.5V, and T_A = 25°C.

PARAMETER	SYMBOL	CONDITIONS	ADC-910G LIMIT	UNITS
Integral Nonlinearity	INL		1	LSB MAX
Differential Nonlinearity	DNL		1	LSB MAX
Gain Error	G _{FSE}	V _{REF} = 2.500V	6	LSB MAX
Unipolar Mode Offset Error	V _{ZSE}		1	LSB MAX
Analog Input Impedance	R _{IN A}	Pin 20	3.5/8	kΩ MIN/MAX
Reference Input Resistance	R _{REF}	Pin 22	1.75/4	kΩ MIN/MAX
Reference Voltage Output	V _{REF} OUT	Pin 17, Untrimmed	2.45/2.55	V MIN/MAX
Positive Power Supply Sensitivity	+P _{SS}	4.5V to 5.5V	1/2	LSB MAX
Negative Power Supply Sensitivity	-P _{SS}	-4.5V to -5.5V	1/2	LSB MAX
Digital Input High	V _{INH}		2.0	V MIN
Digital Input Low	V _{INL}		0.8	V MAX
Digital Input Current	I _{INH} I _{INL}		1 20	μΑ ΜΑΧ
Digital Output High	V _{OH}	I _{OH} = -400μA	2.4	V MIN
Digital Output Low	V _{OL}	I _{OL} = 1.6mA	0.4	V MAX
Digital Output	Гон	V _{OH} = 2.4V	-400	μA MIN
Current	loL	V _{OL} = 0.4V	1.6	mA MAX
Three-State Output Leakage	loz		10	μΑ ΜΑΧ
Positive Supply Current	1+		40	mA MAX
Negative Supply Current	! -	,	60	mA MAX
NOTE:				


NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at V+ = 5V, V- = -5V, V_{REF} = 2.5V, and T_A = 25°C.

PARAMETER	SYMBOL	CONDITIONS	ADC-910G TYPICAL	UNITS
Conversion Time	Тc	f _{CLK} = 1MHz, 5V Unipolar Mode f _{CLK} = 0.5MHz ±5V Bipolar Mode	6 12	μs

BURN-IN CIRCUIT



APPLICATIONS INFORMATION

CIRCUIT OPERATION (Refer to the Simplified Schematic) The ADC-910 uses a successive approximation type A/D conversion routine. When a start command is received by the command register, the SAR, DAC and comparator begin a bit-by-bit trial against the analog input voltage. When all ten bits have been tried, the ten data outputs of the SAR will contain a 10-bit digital representation of the analog input voltage.

When the conversion is complete, a read command and a chip selection will output the data through the 3-state output buffers. Selecting CS1 will output the eight MSBs (the high byte) and selecting CS2 will output the two LSBs (the low byte). Selecting both CS1 and the CS2 will cause all ten data bits to be output through the 3-state output buffers.

When the conversion is complete, the SAR sends an end of conversion (EOC) signal to the command register, which

turns on the interrupt output open-collector NPN transistor (INT), providing the interrupt disable bit (INE) is set to "0". The EOC signal is also multiplexed into the input of the 3-state buffer for bit 9 (B9). Also, at this time, the overrange signal appears at the SAR output and is multiplexed into the input of the 3-state buffer for bit 8 (B8). These two bits of information comprise the status register, which is multiplexed to the data bus with a read command and a selection of CS3.

Unipolar/bipolar mode selection and the enabling/disabling of the interrupt output is done when the start of conversion command is entered. In the unipolar mode, the I_{MSB} current source is turned off. For bipolar mode operation, the I_{MSB} current source is applied to the summing mode of the comparator. This provides the proper offset of I_{MSB} to do a bipolar conversion.

BASIC CONNECTIONS (Refer to Figure 1)

Power Supply Connections: The ADC-910 is operated on ± 5 volt power supplies. ± 5 volts is applied to pin 15 and ± 5 volts is applied to pin 23. These lines should be bypassed near the device with a $0.1\mu F$ capacitor in parallel with a large value capacitor such as $10\mu F$.

Analog and Digital Ground: Separate analog and digital grounds are provided to maintain optimum noise rejection. Care should be maintained to insure that digital switching noise is not introduced into the analog ground line. This can be accomplished by making the final ground point as close (physically and electrically) as possible to the analog ground pin of the ADC-910.

Analog Inputs: There are two analog voltage inputs to the ADC-910. V_{INA} (pin 20) accepts input signals between 0 volts and \pm 10 volts in the unipolar mode and between \pm volts and \pm volts in the bipolar mode. v_{INB} (pin 19) accepts input signal levels between 0 volts and \pm volts in the unipolar mode and between \pm 2.5 volts and \pm volts in the bipolar mode. The input resistance is nominally \pm \pm \pm \pm volts in the bipolar mode. The comparator offset pin (pin 18) is left open when using v_{INB} , and is tied to analog ground when using v_{INB} .

FIGURE 1: Basic Connections




FIGURE 2: Start Conversion and Operating Mode Selection (Write Mode \overline{WR} = "Low", CS3 = "Low")






FIGURE 3: Reading Data and Status (Read Mode RD = "Low")



REV. B

FIGURE 4: ADC-910 Timing Diagrams



Voltage Reference: The voltage reference for the ADC-910 is nominally ± 2.5 volts. To use this internal reference, the reference output pin (pin 17) should be tied to the reference input pin (pin 22). Adjustment of the reference voltage may be done by applying a ± 100 trimmer between the reference

output and analog ground with the center tap wiper tied to the reference adjust pin (pin 16).


To use an external reference with the ADC-910, simply apply it to the V_{REF} input pin (pin 22). This voltage should be bypassed to analog ground with a $0.01 \, \mu F$ capacitor.

Clock: For internal clock operation, the external capacitor (C_{CLK}) sets the conversion rate. The conversion rate graph provides the relationship of C_{CLK} and temperature to conversion rate. The C_{CLK} capacitor is connected between C_{CLK} (pin 25) and the V- supply (pin 23), see Figure 1. The clock input (pin 26) is connected to the V+ supply (pin 15). Internal clock operation exhibits a conversion time variation from device to device for a given C_{CLK} , due to capacitor and internal resistor tolerances of the basic R-C oscillator. For operation at the upper frequencies of 0.5 and 1MHz, an external clock input is recommended.

For external clock operation, no clock capacitor is required. The C_{CLK} pin $\{pin 25\}$ should be tied to the -5 volt supply and the external clock is applied to the clock input $\{pin 26\}$. 1.0MHz clock maximum may be used. This will result in a $6\mu s$ conversion time. Slower clock rates will result in slower conversion speeds.

Conversion time
$$\approx 6 \times \frac{1}{f_{CLK}}$$

Conversion time (T_C) also depends on user supplied timing relationship between positive \overline{WR} edge and negative clock edge used to reset the SAR. See Figure 4(a) t_{WC} parameter.



CHIP SELECT. READ AND WRITE INPUTS

(Refer to Figure 2)

Start Commands: To start a conversion the WR input (pin 2) must be held "low" while $\overline{CS3}$ (pin 3) is held "low" and a logic "high" is applied to bit 2 (pin 7). Another way to start a conversion is to hold $\overline{CS1}$ (pin 28) and \overline{WR} (pin 2) "low" for a complete clock cycle.

Operating mode selection is done when the start command is applied. As with the start command, WR and CS3 are held "low". A logic "high" applied to bit 4 (pin 9) disables the interrupt and a logic "low" enables the interrupt. A logic "high" applied to bit 3 (pin 8) selects unipolar mode and a logic "low" selects bipolar-mode operation.

READING DATA AND CONVERSION STATUS

(Refer to Figure 3)

Data can be read in two ways: a single 10-bit word or in a 8-bit "high byte" with a 2-bit "low byte". When interfacing to a

16-bit bus, single 10-bit word reading is possible. When using an 8-bit data bus, the "high byte" and "low byte" can be multiplexed onto a single 8-bit bus as indicated in Figure 5.

To read all 10 bits at once, the RD (pin 1), CS1 (pin 28) and CS2 (pin 27) are all held "low". This turns on 3-state output buffers and all data bits can be read.


To read the 8-bit "high byte", the RD (pin 1) and CS1 (pin 28) lines are held "low".

To read the 2-bit "low byte", the RD and CS2 lines are held "low"

Included on the ADC-910 is a 2-bit status register which is multiplexed onto the data bus on lines B9 and B8.

To read the status register, RD (pin 1) and CS3 are held "low". End of conversion (EOC) is indicated by a "low" bit 9 (pin 14) and overrange (OR) is indicated by a "high" in bit 8 (pin 13).

FIGURE 5: Calibration Circuit



CALIBRATION (Refer to Figure 5)

Unipolar Mode: To adjust out gain error, a trimmer may be inserted in series with the analog input voltage input. Assuming a 2.500 volt reference is applied at the reference input, gain error trimming is accomplished by adjusting the input trimmer so that the final digital output code transition occurs for an input voltage of $V_A = 9.985$ volts (this is the transition from 1111 1111 10 to 1111 1111 11). When using the internal reference or an adjustable external reference, gain error trimming may be accomplished by adjusting the reference voltage until the final digital output code transition occurs at $V_A = 9.985$ volts.

Bipolar Mode: To trim out offset error, set series trimmer (if used) to 0Ω and tie V_{INA} to analog ground. Adjust V_{REF} to just beyond the major carry transition (that point where the digital output code changes from 0111 1111 11 to 1000 0000 00).

To trim out gain error, tie $V_{IN,\Delta}$ to voltage source. Adjust the series trimmer so that the final digital output code transition (from 1111 1111 10 to 1111 1111 11) occurs at an input voltage of \pm 4.9902V.

DRIVING THE ANALOG INPUT

To insure 10-bit accuracy the input to the ADC-910 must be driven by a source which has an output impedance of less than 0.5 ohms at 1MHz.

INTERFACING THE ADC-910 TO THE MC68000

(Refer to Figure 6)


An example of a direct connection to a 16-bit data bus is shown in Figure 6. The 10-bit output of the ADC-910 is connected directly to the 10 least significant bits of the MC68000 data bus. In this example, a Motorola MC68000 Computer Board supports the $68000\mu P$. A flow chart and assembly language program is shown below for a simplified 10-bit wide conversion.

FIGURE 6: ADC-910 Interface to MC68000 Computer Board

INTERFACING THE ADC-910 TO THE $6502\mu P$


(Refer to Figure 7)

An example of direct connection to an 8-bit data bus is shown in Figure 7. Notice that the two least significant bits are connected to data bits B3 and B4. This allows a 10-bit data transfer over an 8-bit bus. In this example, a Synertek Systems SYM-1 Educational Computer Board supports the $6502\mu P$. The flow charts and op codes for a variety of conversion exercises are shown below.



ADC-910 INTERFACE SOFTWARE AND FLOW CHART FOR 16-BITμP (MC68000 COMPUTER BOARD)


(a) Minimum Software Using Fixed Delay



PC	MNEMONIC	COMMENT
1000	MOVEQ #12, D0	Select Mode*
1002	MOVE D0, \$50000	Start Conversion
1008	NOP	
100A	NOP	Delay
100C	NOP	•
100E	MOVE \$20000, D1	Read Data
1014	ANDI #1023, D1	Mask out B15→B10
		leaving B9→B0
1018	JMP \$1000	Jump to 1000

- Loading a decimal 12 into D0 will apply the following binary word to the command register at the start of the conversion:
 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
- 0 0 0 0 0 0 1 1 0 0
- This results in unipolar mode selection with the interrupt disabled.

(b) Polling Status Register for End of Conversion and Overrange




NO

PÇ	MNEMONIC	COMMENT
1000	MOVEQ #X,D0	Select Mode*
1002	MOVE D0, \$50000	Start Conversion
1008	MOVE \$50000,D1	Read Status Register into D1
100E	AND #512,D1	Mask for EOC Bit (1000000000 =
		512 Decimal)
1012	BNE.L \$1008	Loop Until EOC
1016	MOVE \$50000,D2	Read Status Register
101C	AND #256,D2	Mask for OR Bit (0100000000 =
		256 Decimal)
1020	BEQ.L \$102E	Branch to \$102E Unless OR
1024	MOVE D3,\$40000	Light OR Indicator
102A	JMP \$1000	Start Over
102E	MOVE \$20000,D4	Read and Store 10-Bit Data
1032	AND #1023,D4	Mask Unwanted 6 LSBs
1036	JMP \$1000	Start Over

*For Bipolar Mode with Interrupt Enabled: X = 4 Decimal For Unipolar Mode with Interrupt Enabled: X = 12 Decimal For Bipolar Mode, Interrupt Disabled: X = 20 Decimal For Unipolar Mode, Interrupt Disabled: X = 28 Decimal

REV. B

FIGURE 7: ADC-910 Interface to 6502μP on SYM-1 Board



ADC-910 INTERFACE SOFTWARE AND FLOW CHART FOR 6502µP (SYM-1) Interrupt-Driven Conversion

