

## Independent Clock Dual HOTLink II™ Reclocking Deserializer

### Features

- Second-generation HOTLink® technology
- Compliant to SMPTE 292M and SMPTE 259M video standards
- Dual-channel video reclocking deserializer
  - 195- to 1500-Mbps serial data signaling rate
  - Simultaneous operation at different signaling rates
- Supports reception of either 1.485 or 1.485/1.001 Gbps data rate with the same training clock
- Supports half-rate and full-rate clocking
- Internal phase-locked loops (PLLs) with no external PLL components
- Selectable differential PECL-compatible serial inputs
  - Internal DC-restoration
- Synchronous LVTTTL parallel interface
- JTAG boundary scan
- Built-In Self-Test (BIST) for at-speed link testing
- Link Quality Indicator
  - Analog signal detect
  - Digital signal detect
- Low-power 2W @ 3.3V typical
- Single 3.3V supply
- Thermally enhanced BGA
- Pb-Free package option available
- 0.25μ BiCMOS technology

### Functional Description

The CYV15G0204RB Independent Clock Dual HOTLink II™ Deserializing Reclocker is a point-to-point or point-to-multi-point communications building block enabling transfer of data over a variety of high-speed serial links including SMPTE 292

and SMPTE 259 video applications. It supports signaling rates in the range of 195 to 1500 Mbps per serial link. The two channels are independent and can simultaneously operate at different rates. Each receive channel accepts serial data and converts it to 10-bit parallel characters and presents these characters to an Output Register. The received serial data can also be reclocked and retransmitted through the reclocker serial outputs. Figure 1 illustrates typical connections between independent video co-processors and corresponding CYV15G0204RB Reclocking Deserializer and CYV15G0203TB Serializer chips.

The CYV15G0204RB satisfies the SMPTE-259M and SMPTE-292M compliance as per SMPTE EG34-1999 Pathological Test Requirements.


As a second-generation HOTLink device, the CYV15G0204RB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data and BIST) with other HOTLink devices.

Each channel of the CYV15G0204RB Dual HOTLink II device accepts a serial bit-stream from one of two selectable PECL-compatible differential line receivers, and using a completely integrated Clock and Data Recovery PLL, recovers the timing information necessary for data reconstruction. The recovered bit-stream is reclocked and retransmitted through the reclocker serial outputs. Also, the recovered serial data is deserialized and presented to the destination host system.


Each channel contains an independent BIST pattern checker. This BIST hardware allows at-speed testing of the high-speed serial data paths in each receive section of this device, each transmit section of a connected HOTLink II device, and across the interconnecting links.

The CYV15G0204RB is ideal for SMPTE applications where different data rates and serial interface standards are necessary for each channel. Some applications include multi-format routers, switches, format converters, SDI monitors, and camera control units.


**Figure 1. HOTLink II™ System Connections**



CYV15G0204RB Deserializing Reclocker Logic Block Diagram




**Reclocking Deserializer Path Block Diagram**



**Device Configuration and Control Block Diagram**

-- ▷ = Internal Signal



Pin Configuration (Top View)<sup>[1]</sup>

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
A	NC	NC	NC	NC	V <sub>CC</sub>	IN B1-	ROUT B1-	GND	IN B2-	ROUT B2-	IN A1-	ROUT A1-	GND	IN A2-	ROUT A2-	V <sub>CC</sub>	V <sub>CC</sub>	NC	V <sub>CC</sub>	NC
B	V <sub>CC</sub>	NC	V <sub>CC</sub>	NC	V <sub>CC</sub>	IN B1+	ROUT B1+	GND	IN B2+	ROUT B2+	IN A1+	ROUT A1+	GND	IN A2+	ROUT A2+	V <sub>CC</sub>	NC	NC	NC	NC
C	TDI	TMS	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	$\overline{\text{ULCB}}$	NC	GND	DATA [6]	DATA [4]	DATA [2]	DATA [0]	GND	NC	SPD SELB	V <sub>CC</sub>	LDTD EN	$\overline{\text{TRST}}$	GND	TDO
D	TCLK	$\overline{\text{RESET}}$	INSELB	INSELA	V <sub>CC</sub>	$\overline{\text{ULCA}}$	NC	GND	DATA [5]	DATA [3]	DATA [1]	GND	GND	GND	NC	V <sub>CC</sub>	NC	V <sub>CC</sub>	SCAN EN2	TMEN3
E	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>													V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
F	NC	NC	V <sub>CC</sub>	V <sub>CC</sub>													V <sub>CC</sub>	NC	NC	NC
G	GND	$\overline{\text{WREN}}$	GND	GND													NC	NC	SPD SELA	NC
H	GND	GND	GND	GND													GND	GND	GND	GND
J	GND	GND	GND	GND													NC	NC	NC	NC
K	NC	NC	GND	GND													NC	NC	NC	NC
L	NC	NC	NC	GND													NC	NC	NC	GND
M	NC	NC	NC	NC													NC	NC	NC	GND
N	GND	GND	GND	GND													GND	GND	GND	GND
P	NC	NC	NC	NC													GND	GND	GND	GND
R	NC	NC	NC	NC													V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
T	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>													V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
U	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	RX DB[4]	RX DB[3]	GND	GND	ADDR [0]	TRG CLKB-	GND	GND	GND	V <sub>CC</sub>	V <sub>CC</sub>	RX DA[4]	V <sub>CC</sub>	BIST STA	RX DA[0]
V	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	RX DB[8]	V <sub>CC</sub>	RX DB[5]	RX DB[1]	GND	BIST STB	GND	TRG CLKB+	RE CLKOA	GND	GND	V <sub>CC</sub>	V <sub>CC</sub>	RX DA[9]	RX DA[5]	RX DA[2]	RX DA[1]
W	V <sub>CC</sub>	V <sub>CC</sub>	$\overline{\text{LFIB}}$	RX CLKB-	V <sub>CC</sub>	RX DB[6]	RX DB[0]	GND	ADDR [2]	ADDR [1]	RX CLKA+	RE PDOA	GND	GND	V <sub>CC</sub>	V <sub>CC</sub>	$\overline{\text{LFIA}}$	TRG CLKA+	RX DA[6]	RX DA[3]
Y	V <sub>CC</sub>	V <sub>CC</sub>	RX DB[9]	RX CLKB+	V <sub>CC</sub>	RX DB[7]	RX DB[2]	GND	RE CLKOB	NC	GND	RX CLKA-	GND	GND	V <sub>CC</sub>	V <sub>CC</sub>	RE PDOB	TRG CLKA-	RX DA[8]	RX DA[7]

Note  
1. NC = Do not connect.

Pin Configuration (Bottom View)<sup>[1]</sup>

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
A	NC	V <sub>CC</sub>	NC	V <sub>CC</sub>	V <sub>CC</sub>	ROUT A2-	IN A2-	GND	ROUT A1-	IN A1-	ROUT B2-	IN B2-	GND	ROUT B1-	IN B1-	V <sub>CC</sub>	NC	NC	NC	NC
B	NC	NC	NC	NC	V <sub>CC</sub>	ROUT A2+	IN A2+	GND	ROUT A1+	IN A1+	ROUT B2+	IN B2+	GND	ROUT B1+	IN B1+	V <sub>CC</sub>	NC	V <sub>CC</sub>	NC	V <sub>CC</sub>
C	TDO	GND	TRST	LDTD EN	V <sub>CC</sub>	SPD SELB	NC	GND	DATA [0]	DATA [2]	DATA [4]	DATA [6]	GND	NC	ULCB	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	TMS	TDI
D	TMEN3	SCAN EN2	V <sub>CC</sub>	NC	V <sub>CC</sub>	NC	GND	GND	GND	DATA [1]	DATA [3]	DATA [5]	GND	NC	ULCA	V <sub>CC</sub>	INSEL A	INSEL B	RESET	TCLK
E	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>													V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
F	NC	NC	NC	V <sub>CC</sub>													V <sub>CC</sub>	V <sub>CC</sub>	NC	NC
G	NC	SPD SELA	NC	NC													GND	GND	WREN	GND
H	GND	GND	GND	GND													GND	GND	GND	GND
J	NC	NC	NC	NC													GND	GND	GND	GND
K	NC	NC	NC	NC													GND	GND	NC	NC
L	GND	NC	NC	NC													GND	NC	NC	NC
M	GND	NC	NC	NC													NC	NC	NC	NC
N	GND	GND	GND	GND													GND	GND	GND	GND
P	GND	GND	GND	GND													NC	NC	NC	NC
R	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>													NC	NC	NC	NC
T	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>													V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
U	RX DA[0]	BIST STA	V <sub>CC</sub>	RX DA[4]	V <sub>CC</sub>	V <sub>CC</sub>	GND	GND	GND	TRG CLKB-	ADDR [0]	GND	GND	RX DB[3]	RX DB[4]	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
V	RX DA[1]	RX DA[2]	RX DA[5]	RX DA[9]	V <sub>CC</sub>	V <sub>CC</sub>	GND	GND	RE CLKOA	TRG CLKB+	GND	BIST STB	GND	RX DB[1]	RX DB[5]	V <sub>CC</sub>	RX DB[8]	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
W	RX DA[3]	RX DA[6]	TRG CLKA+	LFIA	V <sub>CC</sub>	V <sub>CC</sub>	GND	GND	RE PDOA	RX CLKA+	ADDR [1]	ADDR [2]	GND	RX DB[0]	RX DB[6]	V <sub>CC</sub>	RX CLKB-	LFIB	V <sub>CC</sub>	V <sub>CC</sub>
Y	RX DA[7]	RX DA[8]	TRG CLKA-	RE PDOB	V <sub>CC</sub>	V <sub>CC</sub>	GND	GND	RX CLKA-	GND	NC	RE CLKOB	GND	RX DB[2]	RX DB[7]	V <sub>CC</sub>	RX CLKB+	RX DB[9]	V <sub>CC</sub>	V <sub>CC</sub>

**Pin Definitions**  
**CYV15G0204RB Dual HOTLink II Deserializing Reclocker**

Name	I/O Characteristics	Signal Description
<b>Receive Path Data and Status Signals</b>		
RXDA[9:0] RXDB[9:0]	LVTTTL Output, synchronous to the RXCLK± output	<b>Parallel Data Output.</b> RXDx[9:0] parallel data outputs change relative to the receive interface clock. If RXCLKx± is a full-rate clock, the RXCLKx± clock outputs are complementary clocks operating at the character rate. The RXDx[9:0] outputs for the associated receive channels follow rising edge of RXCLKx+ or falling edge of RXCLKx-. If RXCLKx± is a half-rate clock, the RXCLKx± clock outputs are complementary clocks operating at half the character rate. The RXDx[9:0] outputs for the associated receive channels follow both the falling and rising edges of the associated RXCLKx± clock outputs.  When BIST is enabled on the receive channel, the BIST status is presented on the RXDx[1:0] and BISTSTx outputs. See <a href="#">Table 5 on page 14</a> for each status reported by the BIST state machine. Also, while BIST is enabled, the RXDx[9:2] outputs should be ignored.
BISTSTA BISTSTB	LVTTTL Output, synchronous to the RXCLKx ± output	<b>BIST Status Output.</b> When RXBISTx[1:0] = 10, BISTSTx (along with RXDx[1:0]) displays the status of the BIST reception. See <a href="#">Table 5 on page 14</a> for the BIST status reported for each combination of BISTSTx and RXDx[1:0].  When RXBISTx[1:0] ≠ 10, BISTSTx should be ignored.
REPDOA REPDOB	Asynchronous to reclocker output channel enable / disable	<b>Reclocker Powered Down Status Output.</b> REPDOx is asserted HIGH, when the associated channel's reclocker output logic is powered down. This occurs when ROE2x and ROE1x are both disabled by setting ROE2x = 0 and ROE1x = 0.
<b>Receive Path Clock Signals</b>		
TRGCLKA± TRGCLKB±	Differential LVPECL or single-ended LVTTTL input clock	<b>CDR PLL Training Clock.</b> TRGCLKx± clock inputs are used as the reference source for the frequency detector (Range Controller) of the associated receive PLL to reduce PLL acquisition time.  In the presence of valid serial data, the recovered clock output of the receive CDR PLL (RXCLKx±) has no frequency or phase relationship with TRGCLKx±.  When driven by a single-ended LVCMOS or LVTTTL clock source, connect the clock source to either the true or complement TRGCLKx input, and leave the alternate TRGCLKx input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs.
RXCLKA± RXCLKB±	LVTTTL Output Clock	<b>Receive Clock Output.</b> RXCLKx± is the receive interface clock used to control timing of the RXDx[9:0] parallel outputs. These true and complement clocks are used to control timing of data output transfers. These clocks are output continuously at either the half-character rate (1/20 <sup>th</sup> the serial bit-rate) or character rate (1/10 <sup>th</sup> the serial bit-rate) of the data being received, as selected by RXRATEx.
RECLKOA RECLKOB	LVTTTL Output	<b>Reclocker Clock Output.</b> RECLKOx output clock is synthesized by the associated reclocker output PLL and operates synchronous to the internal recovered character clock. RECLKOx operates at either the same frequency as RXCLKx± (RXRATEx = 0), or at twice the frequency of RXCLKx± (RXRATEx = 1). The reclocker clock outputs have no fixed phase relationship to RXCLKx±.
<b>Device Control Signals</b>		
RESET	LVTTTL Input, asynchronous, internal pull-up	<b>Asynchronous Device Reset.</b> RESET initializes all state machines, counters, and configuration latches in the device to a known state. RESET must be asserted LOW for a minimum pulse width. When the reset is removed, all state machines, counters and configuration latches are at an initial state. As per the JTAG specifications the device RESET cannot reset the JTAG controller. Therefore, the JTAG controller has to be reset separately. Refer to <a href="#">“JTAG Support” on page 14</a> for the methods to reset the JTAG state machine. See <a href="#">Table 3 on page 13</a> for the initialize values of the device configuration latches.

**Pin Definitions** (continued)  
**CYV15G0204RB Dual HOTLink II Deserializing Reclocker**

Name	I/O Characteristics	Signal Description
LDTDEN	LVTTTL Input, internal pull-up	<b>Level Detect Transition Density Enable.</b> When LDTDEN is HIGH, the Signal Level Detector, Range Controller, and Transition Density Detector are all enabled to determine if the RXPLL tracks TRGCLKx± or the selected input serial data stream. If the Signal Level Detector, Range Controller, or Transition Density Detector are out of their respective limits while LDTDEN is HIGH, the RXPLL locks to TRGCLKx± until such a time they become valid. The SDASEL[A..D][1:0] inputs are used to configure the trip level of the Signal Level Detector. The Transition Density Detector limit is one transition in every 60 consecutive bits. When LDTDEN is LOW, only the Range Controller is used to determine if the RXPLL tracks TRGCLKx± or the selected input serial data stream. It is recommended to set LDTDEN = HIGH.
ULCA ULCB	LVTTTL Input, internal pull-up	<b>Use Local Clock.</b> When ULCx is LOW, the RXPLL is forced to lock to TRGCLKx± instead of the received serial data stream. While ULCx is LOW, the LFIx for the associated channel is LOW indicating a link fault.  When ULCx is HIGH, the RXPLL performs Clock and Data Recovery functions on the input data streams. This function is used in applications in which a stable RXCLKx± is needed. In cases when there is an absence of valid data transitions for a long period of time, or the high-gain differential serial inputs (INx±) are left floating, there may be brief frequency excursions of the RXCLKx± outputs from TRGCLKx±.
SPDSELA SPDSELB	3-Level Select <sup>[2]</sup> static control input	<b>Serial Rate Select.</b> The SPDSELx inputs specify the operating signaling-rate range of each channel's receive PLL.  LOW = 195–400 MBd MID = 400–800 MBd HIGH = 800–1500 MBd.
INSELA INSELB	LVTTTL Input, asynchronous	<b>Receive Input Selector.</b> The INSELx input determines which external serial bit stream is passed to the receiver's Clock and Data Recovery circuit. When INSELx is HIGH, the Primary Differential Serial Data Input, INx1±, is selected for the associated receive channel. When INSELx is LOW, the Secondary Differential Serial Data Input, INx2±, is selected for the associated receive channel.
LFIA LFIB	LVTTTL Output, asynchronous	<b>Link Fault Indication Output.</b> LFIx is an output status indicator signal. LFIx is the logical OR of six internal conditions. LFIx is asserted LOW when any of the following conditions is true: <ul style="list-style-type: none"> <li>• Received serial data rate outside expected range</li> <li>• Analog amplitude below expected levels</li> <li>• Transition density lower than expected</li> <li>• Receive channel disabled</li> <li>• ULCx is LOW</li> <li>• Absence of TRGCLKx±.</li> </ul>
<b>Device Configuration and Control Bus Signals</b>		
WREN	LVTTTL input, asynchronous, internal pull-up	<b>Control Write Enable.</b> The WREN input writes the values of the DATA[6:0] bus into the latch specified by the address location on the ADDR[2:0] bus. <sup>[3]</sup>
ADDR[2:0]	LVTTTL input asynchronous, internal pull-up	<b>Control Addressing Bus.</b> The ADDR[2:0] bus is the input address bus used to configure the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified by the address location on the ADDR[2:0] bus. <sup>[3]</sup> <a href="#">Table 3 on page 13</a> lists the configuration latches within the device, and the initialization value of the latches upon the assertion of RESET. <a href="#">Table 4 on page 14</a> shows how the latches are mapped in the device.

**Notes**

2. 3-Level Select inputs are used for static configuration. These are ternary inputs that make use of logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V<sub>SS</sub> (ground). The HIGH level is usually implemented by direct connection to V<sub>CC</sub> (power). The MID level is usually implemented by not connecting the input (left floating), which allows it to self bias to the proper level.
3. See ["Device Configuration and Control Interface"](#) on [page 12](#) for detailed information on the operation of the Configuration Interface.



**Pin Definitions** (continued)  
**CYV15G0204RB Dual HOTLink II Deserializing Reclocker**

Name	I/O Characteristics	Signal Description
DATA[6:0]	LVTTTL input asynchronous, internal pull-up	<b>Control Data Bus.</b> The DATA[6:0] bus is the input data bus used to configure the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified by address location on the ADDR[2:0] bus. <sup>[3]</sup> <a href="#">Table 3 on page 13</a> lists the configuration latches within the device, and the initialization value of the latches upon the assertion of RESET. <a href="#">Table 4 on page 14</a> shows how the latches are mapped in the device.
<b>Internal Device Configuration Latches</b>		
RXRATE[A..B]	Internal Latch <sup>[4]</sup>	<b>Receive Clock Rate Select.</b>
SDASEL[2..1][A..B][1:0]	Internal Latch <sup>[4]</sup>	<b>Signal Detect Amplitude Select.</b>
RXPLLPD[A..B]	Internal Latch <sup>[4]</sup>	<b>Receive Channel Power Control.</b>
RXBIST[A..B][1:0]	Internal Latch <sup>[4]</sup>	<b>Receive Bist Disabled.</b>
ROE2[A..B]	Internal Latch <sup>[4]</sup>	<b>Reclocker Differential Serial Output Driver 2 Enable.</b>
ROE1[A..B]	Internal Latch <sup>[4]</sup>	<b>Reclocker Differential Serial Output Driver 1 Enable.</b>
<b>Factory Test Modes</b>		
SCANEN2	LVTTTL input, internal pull-down	<b>Factory Test 2.</b> SCANEN2 input is for factory testing only. This input may be left as a NO CONNECT, or GND only.
TMEN3	LVTTTL input, internal pull-down	<b>Factory Test 3.</b> TMEN3 input is for factory testing only. This input may be left as a NO CONNECT, or GND only.
<b>Analog I/O</b>		
ROUTA1± ROUTB1±	CML Differential Output	<b>Primary Differential Serial Data Output.</b> The ROUTx1± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
ROUTA2± ROUTB2±	CML Differential Output	<b>Secondary Differential Serial Data Output.</b> The ROUTx2± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
INA1± INB1±	Differential Input	<b>Primary Differential Serial Data Input.</b> The INx1± input accepts the serial data stream for deserialization. The INx1± serial stream is passed to the receive CDR circuit to extract the data content when INSELx = HIGH.
INA2± INB2±	Differential Input	<b>Secondary Differential Serial Data Input.</b> The INx2± input accepts the serial data stream for deserialization. The INx2± serial stream is passed to the receiver CDR circuit to extract the data content when INSELx = LOW.
<b>JTAG Interface</b>		
TMS	LVTTTL Input, internal pull-up	<b>Test Mode Select.</b> Used to control access to the JTAG Test Modes. If maintained high for ≥5 TCLK cycles, the JTAG test controller is reset.
TCLK	LVTTTL Input, internal pull-down	<b>JTAG Test Clock.</b>
TDO	3-State LVTTTL Output	<b>Test Data Out.</b> JTAG data output buffer. High-Z while JTAG test mode is not selected.
TDI	LVTTTL Input, internal pull-up	<b>Test Data In.</b> JTAG data input port.
TRST	LVTTTL Input, internal pull-up	<b>JTAG reset signal.</b> When asserted (LOW), this input asynchronously resets the JTAG test access port controller.

**Note**

4. See [“Device Configuration and Control Interface” on page 12](#) for detailed information on the internal latches.

**Pin Definitions** (continued)  
**CYV15G0204RB Dual HOTLink II Deserializing Reclocker**

Name	I/O Characteristics	Signal Description
<b>Power</b>		
V <sub>CC</sub>		<b>+3.3V Power.</b>
GND		<b>Signal and Power Ground for all internal circuits.</b>

**CYV15G0204RB HOTLink II Operation**

The CYV15G0204RB is a highly configurable, independent clocking, dual-channel reclocking deserializer designed to support reliable transfer of large quantities of digital video data, using high-speed serial links from multiple sources to multiple destinations. This device supports two 10-bit channels.

**CYV15G0204RB Receive Data Path**

**Serial Line Receivers**

Two differential Line Receivers, INx1± and INx2±, are available on each channel for accepting serial data streams. The active Serial Line Receiver on a channel is selected using the associated INSELx input. The Serial Line Receiver inputs are differential, and can accommodate wire interconnect and filtering losses or transmission line attenuation greater than 16 dB. For normal operation, these inputs should receive a signal of at least V<sub>I,DIFF</sub> > 100 mV, or 200 mV peak-to-peak differential. Each Line Receiver can be DC- or AC-coupled to +3.3V powered fiber-optic interface modules (any ECL/PECL family, not limited to 100K PECL) or AC-coupled to +5V powered optical modules. The common-mode tolerance of these line receivers accommodates a wide range of signal termination voltages. Each receiver provides internal DC-restoration, to the center of the receiver's common mode range, for AC-coupled signals.

**Signal Detect/Link Fault**

Each selected Line Receiver (i.e., that routed to the clock and data recovery PLL) is simultaneously monitored for

- analog amplitude above amplitude level selected by SDASELx
- transition density above the specified limit
- range controls report the received data stream inside normal frequency range ( $\pm 1500^{[21]}$  ppm)
- receive channel enabled
- Presence of reference clock
- ULCx is not asserted.

All of these conditions must be valid for the Signal Detect block to indicate a valid signal is present. This status is presented on the LFix (Link Fault Indicator) output associated with each receive channel, which changes synchronous to the receive interface clock.

**Note**

5. The peak amplitudes listed in this table are for typical waveforms that have generally 3–4 transitions for every ten bits. In a worse case environment the signals may have a sine-wave appearance (highest transition density with repeating 0101...). Signal peak amplitudes levels within this environment type could increase the values in the table above by approximately 100 mV.

*Analog Amplitude*

While most signal monitors are based on fixed constants, the analog amplitude level detection is adjustable to allow operation with highly attenuated signals, or in high-noise environments. The analog amplitude level detection is set by the SDASELx latch via device configuration interface. The SDASELx latch sets the trip point for the detection of a valid signal at one of three levels, as listed in Table 1. This control input affects the analog monitors for both receive channels. The Analog Signal Detect monitors are active for the Line Receiver as selected by the associated INSELx input.

**Table 1. Analog Amplitude Detect Valid Signal Levels<sup>[5]</sup>**

SDASEL	Typical Signal with Peak Amplitudes Above
00	Analog Signal Detector is disabled
01	140 mV p-p differential
10	280 mV p-p differential
11	420 mV p-p differential

*Transition Density*

The Transition Detection logic checks for the absence of transitions spanning greater than six transmission characters (60 bits). If no transitions are present in the data received, the Detection logic for that channel asserts LFix.

*Range Controls*

The CDR circuit includes logic to monitor the frequency of the PLL Voltage Controlled Oscillator (VCO) used to sample the incoming data stream. This logic ensures that the VCO operates at, or near the rate of the incoming data stream for two primary cases:

- when the incoming data stream resumes after a time in which it has been "missing."
- when the incoming data stream is outside the acceptable signaling rate range.

To perform this function, the frequency of the RXPLL VCO is periodically compared to the frequency of the TRGCLKx± input. If the VCO is running at a frequency beyond  $\pm 1500$  ppm<sup>[21]</sup> as defined by the TRGCLKx± frequency, it is periodically forced to the correct frequency (as defined by TRGCLKx±, SPDSELx, and TRGRATEx) and then released in an attempt to lock to the input data stream.

The sampling and relock period of the Range Control is calculated as follows: RANGE\_CONTROL\_SAMPLING\_PERIOD = (RECOVERED BYTE CLOCK PERIOD) \* (4096).

During the time that the Range Control forces the RXPLL VCO to track TRGCLKx±, the LFIx output is asserted LOW. After a valid serial data stream is applied, it may take up to one RANGE CONTROL SAMPLING PERIOD before the PLL locks to the input data stream, after which LFIx will be HIGH.

The operating serial signaling-rate and allowable range of TRGCLKx± frequencies are listed in Table 2.

**Table 2. Operating Speed Settings**

SPDSELx	TRGRATEx	TRGCLKx± Frequency (MHz)	Signaling Rate (Mbps)
LOW	1	reserved	195–400
	0	19.5–40	
MID (Open)	1	20–40	400–800
	0	40–80	
HIGH	1	40–75	800–1500
	0	80–150	

#### Receive Channel Enabled

The CYV15G0204RB contains two receive channels that can be independently enabled and disabled. Each channel can be enabled or disabled separately through the RXPLLPDx input latch as controlled by the device configuration interface. When the RXPLLPDx latch = 0, the associated PLL and analog circuitry of the channel is disabled. Any disabled channel indicates a constant link fault condition on the LFIx output. When RXPLLPDx = 1, the associated PLL and receive channel is enabled to receive a serial stream.

**Note.** When a disabled receive channel is reenabled, the status of the associated LFIx output and data on the parallel outputs for the associated channel may be indeterminate for up to 2 ms.

#### Clock/Data Recovery

The extraction of a bit-rate clock and recovery of bits from each received serial stream is performed by a separate CDR block within each receive channel. The clock extraction function is performed by an integrated PLL that tracks the frequency of the transitions in the incoming bit stream and align the phase of the internal bit-rate clock to the transitions in the selected serial data stream.

Each CDR accepts a character-rate (bit-rate ÷ 10) or half-character-rate (bit-rate ÷ 20) training clock from the associated TRGCLKx± input. This TRGCLKx± input is used to

- ensure that the VCO (within the CDR) is operating at the correct frequency (rather than a harmonic of the bit-rate)
- reduce PLL acquisition time
- limit unlocked frequency excursions of the CDR VCO when there is no input data present at the selected Serial Line Receiver.

Regardless of the type of signal present, the CDR attempts to recover a data stream from it. If the signalling rate of the recovered data stream is outside the limits set by the range control monitors, the CDR tracks TRGCLKx± instead of the data stream. Once the CDR output (RXCLK±) frequency returns back close to TRGCLKx± frequency, the CDR input is

switched back to the input data stream. If no data is present at the selected line receiver, this switching behavior may result in brief RXCLK± frequency excursions from TRGCLKx±. However, the validity of the input data stream is indicated by the LFIx output. The frequency of TRGCLKx± is required to be within ±1500ppm<sup>[21]</sup> of the frequency of the clock that drives the reference clock input of the remote transmitter to ensure a lock to the incoming data stream. This large ppm tolerance allows the CDR PLL to reliably receive a 1.485 or 1.485/1.001 Gbps SMPTE HD-SDI data stream with a constant TRGCLK frequency.

For systems using multiple or redundant connections, the LFIx output can be used to select an alternate data stream. When an LFIx indication is detected, external logic can toggle selection of the associated INx1± and INx2± input through the associated INSELx input. When a port switch takes place, it is necessary for the receive PLL for that channel to reacquire the new serial stream.

#### Reclocker

Each receive channel performs a reclocker function on the incoming serial data. To do this, the Clock and Data Recovery PLL first recovers the clock from the data. The data is retimed by the recovered clock and then passed to an output register. Also, the recovered character clock from the receive PLL is passed to the reclocker output PLL which generates the bit clock that is used to clock the retimed data into the output register. This data stream is then transmitted through the differential serial outputs.

#### Reclocker Serial Output Drivers

The serial output interface drivers use differential Current Mode Logic (CML) drivers to provide source-matched drivers for 50Ω transmission lines. These drivers accept data from the reclocker output register in the reclocker channel. These drivers have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines.

#### Reclocker Output Channels Enabled

Each driver can be enabled or disabled separately via the device configuration interface.

When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both reclocker serial drivers for a channel are in this disabled state, the associated internal reclocker logic is also powered down. The deserialization logic and parallel outputs will remain enabled. A device reset (RESET sampled LOW) disables all output drivers.

**Note.** When the disabled reclocker function (i.e., both outputs disabled) is re-enabled, the data on the reclocker serial outputs may not meet all timing specifications for up to 250 μs.

#### Output Bus

Each receive channel presents a 10-bit data signal (and a BIST status signal when RXBISTx[1:0] = 10).

#### Receive BIST Operation

Each receiver channel contains an internal pattern checker that can be used to validate both device and link operation.

These pattern checkers are enabled by the associated RXBISTx[1:0] latch via the device configuration interface. When enabled, a register in the associated receive channel becomes a signature pattern generator and checker by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Transmitter(s). When synchronized with the received data stream, the associated Receiver checks each character from the deserializer with each character generated by the LFSR and indicates compare errors and BIST status at the RXDx[1:0] and BISTSTx bits of the Output Register.

The BIST status bus {BISTSTx, RXDx[0], RXDx[1]} indicates 010b or 100b for one character period per BIST loop to indicate loop completion. This status can be used to check test pattern progress.

The specific status reported by the BIST state machine is listed in [Table 5](#). These same codes are reported on the receive status outputs.

If the number of invalid characters received ever exceeds the number of valid characters by 16, the receive BIST state machine aborts the compare operations and resets the LFSR to look for the start of the BIST sequence again.

A device reset ( $\overline{\text{RESET}}$  sampled LOW) presets the BIST Enable Latches to disable BIST on both channels.

#### *BIST Status State Machine*

When a receive path is enabled to look for and compare the received data stream with the BIST pattern, the {BISTSTx, RXDx[0], RXDx[1]} bits identify the present state of the BIST compare operation.

The BIST state machine has multiple states, as shown in [Figure 2](#) and [Table 5](#). When the receive PLL detects an out-of-lock condition, the BIST state is forced to the Start-of-BIST state, regardless of the present state of the BIST state machine. If the number of detected errors ever exceeds the number of valid matches by greater than 16, the state machine is forced to the WAIT\_FOR\_BIST state where it monitors the receive path for the first character of the next BIST sequence.

### **Power Control**

The CYV15G0204RB supports user control of the powered up or down state of each transmit and receive channel. The receive channels are controlled by the RXPLLPDx latch via the device configuration interface. When RXPLLPDx = 0, the associated PLL and analog circuitry of the channel is disabled. The transmit channels are controlled by the OE1x and the OE2x latches via the device configuration interface. The reclocker function is controlled by the ROE1x and the ROE2x latches via the device configuration interface. When a driver is disabled via the configuration interface, it is internally powered

down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. When the reclocker serial drivers are disabled, the reclocker function will be disabled, but the deserialization logic and parallel outputs will remain enabled.

#### **Device Reset State**

When the CYV15G0204RB is reset by assertion of  $\overline{\text{RESET}}$ , all state machines, counters, and configuration latches in the device are initialized to a reset state. Additionally, the JTAG controller must also be reset for valid operation (even if JTAG testing is not performed). See “JTAG Support” on page 14 for JTAG state machine initialization. See [Table 3](#) on page 13 for the initialize values of the configuration latches.

Following a device reset, it is necessary to enable the receive channels used for normal operation. This can be done by sequencing the appropriate values on the device configuration interface.<sup>[3]</sup>

### **Device Configuration and Control Interface**

The CYV15G0204RB is highly configurable via the configuration interface. The configuration interface allows each channel to be configured independently. [Table 3](#) on page 13 lists the configuration latches within the device including the initialization value of the latches upon the assertion of  $\overline{\text{RESET}}$ . [Table 4](#) on page 14 shows how the latches are mapped in the device. Each row in the [Table 4](#) maps to a 7-bit latch bank. There are 6 such write-only latch banks. When WREN = 0, the logic value in the DATA[6:0] is latched to the latch bank specified by the values in ADDR[2:0]. The second column of [Table 4](#) specifies the channels associated with the corresponding latch bank. For example, the first three latch banks (0, 1 and 2) consist of configuration bits for channel A.

#### **Latch Types**

There are two types of latch banks: static (S) and dynamic (D). Each channel is configured by 2 static and 1 dynamic latch banks. The S type contain those settings that normally do not change for a given application, whereas the D type controls the settings that could change during the application's lifetime. The first and second rows of each channel (address numbers 0, 1, 5, and 6) are the static control latches. The third row of latches for each channel (address numbers 2, 7) are the dynamic control latches that are associated with enabling dynamic functions within the device. Address numbers 3 and 4 are internal test registers.

#### **Static Latch Values**

There are some latches in the table that have a static value (ie. 1, 0, or X). The latches that have a '1' or '0' must be configured with their corresponding value each time that their associated latch bank is configured. The latches that have an 'X' are don't cares and can be configured with any value.

**Table 3. Device Configuration and Control Latch Descriptions**

Name	Signal Description
RXRATEA RXRATEB	<p><b>Receive Clock Rate Select.</b> The initialization value of the RXRATE<sub>x</sub> latch = 1. RXRATE<sub>x</sub> is used to select the rate of the RXCLK<sub>Kx±</sub> clock output.</p> <p>When RXRATE<sub>x</sub> = 1, the RXCLK<sub>Kx±</sub> clock outputs are complementary clocks that follow the recovered clock operating at half the character rate. Data for the associated receive channels should be latched alternately on the rising edge of RXCLK<sub>Kx+</sub> and RXCLK<sub>Kx-</sub>.</p> <p>When RXRATE<sub>x</sub> = 0, the RXCLK<sub>Kx±</sub> clock outputs are complementary clocks that follow the recovered clock operating at the character rate. Data for the associated receive channels should be latched on the rising edge of RXCLK<sub>Kx+</sub> or falling edge of RXCLK<sub>Kx-</sub>.</p>
SDASEL1A[1:0] SDASEL1B[1:0]	<p><b>Primary Serial Data Input Signal Detector Amplitude Select.</b> The initialization value of the SDASEL1<sub>x</sub>[1:0] latch = 10. SDASEL1<sub>x</sub>[1:0] selects the trip point for the detection of a valid signal for the IN<sub>x1±</sub> Primary Differential Serial Data Inputs.</p> <p>When SDASEL1<sub>x</sub>[1:0] = 00, the Analog Signal Detector is disabled.</p> <p>When SDASEL1<sub>x</sub>[1:0] = 01, the typical p-p differential voltage threshold level is 140 mV.</p> <p>When SDASEL1<sub>x</sub>[1:0] = 10, the typical p-p differential voltage threshold level is 280 mV.</p> <p>When SDASEL1<sub>x</sub>[1:0] = 11, the typical p-p differential voltage threshold level is 420 mV.</p>
SDASEL2A[1:0] SDASEL2B[1:0]	<p><b>Secondary Serial Data Input Signal Detector Amplitude Select.</b> The initialization value of the SDASEL2<sub>x</sub>[1:0] latch = 10. SDASEL2<sub>x</sub>[1:0] selects the trip point for the detection of a valid signal for the IN<sub>x2±</sub> Secondary Differential Serial Data Inputs.</p> <p>When SDASEL2<sub>x</sub>[1:0] = 00, the Analog Signal Detector is disabled</p> <p>When SDASEL2<sub>x</sub>[1:0] = 01, the typical p-p differential voltage threshold level is 140 mV.</p> <p>When SDASEL2<sub>x</sub>[1:0] = 10, the typical p-p differential voltage threshold level is 280 mV.</p> <p>When SDASEL2<sub>x</sub>[1:0] = 11, the typical p-p differential voltage threshold level is 420 mV.</p>
TRGRATEA TRGRATEB	<p><b>Training Clock Rate Select.</b> The initialization value of the TRGRATE<sub>x</sub> latch = 0. TRGRATE<sub>x</sub> is used to select the clock multiplier for the training clock input to the associated CDR PLL. When TRGRATE<sub>x</sub> = 0, the associated TRGCLK<sub>Kx±</sub> input is not multiplied before it is passed to the CDR PLL. When TRGRATE<sub>x</sub> = 1, the TRGCLK<sub>Kx±</sub> input is multiplied by 2 before it is passed to the CDR PLL. TRGRATE<sub>x</sub> = 1 and SPDSEL<sub>x</sub> = LOW is an invalid state and this combination is reserved.</p>
RXPLLPDA RXPLLPDB	<p><b>Receive Channel Enable.</b> The initialization value of the RXPLLPD<sub>x</sub> latch = 0. RXPLLPD<sub>x</sub> selects if the associated receive channel is enabled or powered-down. When RXPLLPD<sub>x</sub> = 0, the associated receive PLL and analog circuitry are powered-down. When RXPLLPD<sub>x</sub> = 1, the associated receive PLL and analog circuitry are enabled.</p>
RXBISTA[1:0] RXBISTB[1:0]	<p><b>Receive Bist Disable / SMPTE Receive Enable.</b> The initialization value of the RXBIST<sub>x</sub>[1:0] latch = 11. For SMPTE data reception, RXBIST<sub>x</sub>[1:0] should not remain in this initialization state (11). RXBIST<sub>x</sub>[1:0] selects if receive BIST is disabled or enabled and sets the associated channel for SMPTE data reception. When RXBIST<sub>x</sub>[1:0] = 01, the receiver BIST function is disabled and the associated channel is set to receive SMPTE data. When RXBIST<sub>x</sub>[1:0] = 10, the receive BIST function is enabled and the associated channel is set to receive BIST data. RXBIST<sub>x</sub>[1:0] = 00 and RXBIST<sub>x</sub>[1:0] = 11 are invalid states.</p>
ROE2A ROE2B	<p><b>Reclocker Secondary Differential Serial Data Output Driver Enable.</b> The initialization value of the ROE2<sub>x</sub> latch = 0. ROE2<sub>x</sub> selects if the ROUT2<sub>±</sub> secondary differential output drivers are enabled or disabled. When ROE2<sub>x</sub> = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When ROE2<sub>x</sub> = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.</p>
ROE1A ROE1B	<p><b>Reclocker Primary Differential Serial Data Output Driver Enable.</b> The initialization value of the ROE1<sub>x</sub> latch = 0. ROE1<sub>x</sub> selects if the ROUT1<sub>±</sub> primary differential output drivers are enabled or disabled. When ROE1<sub>x</sub> = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When ROE1<sub>x</sub> = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.</p>

**Device Configuration Strategy**

The following is a series of ordered events needed to load the configuration latches on a per channel basis:

1. Pulse **RESET** Low after device power-up. This operation resets both channels. Initialize the JTAG state machine to its reset state as detailed in [JTAG Support](#).
2. Set the static latch banks for the target channel. [Optional step if the default settings match the desired configuration.]
3. Set the dynamic bank of latches for the target channel. Enable the Receive PLLs and set each channel for SMPTE data reception (RXBISTx[1:0] = 01) or BIST data reception (RXBISTx[1:0] = 10). [Required step]

**JTAG Support**

The CYV15G0204RB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, boundary scan, and bypass are supported. This capability is present only on the LVTTTL inputs and outputs and the TRGCLKx± clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain.

To ensure valid device operation after power-up (including non-JTAG operation), the JTAG state machine should also be initialized to a reset state. This should be done in addition to the device reset (using **RESET**). The JTAG state machine can be initialized using **TRST** (asserting it LOW and de-asserting it or leaving it asserted), or by asserting TMS HIGH for at least 5 consecutive TCLK cycles. This is necessary in order to ensure that the JTAG controller does not enter any of the test modes after device power-up. In this JTAG reset state, the rest of the device will be in normal operation.

**Note.** The order of device reset (using **RESET**) and JTAG initialization does not matter.

**3-Level Select Inputs**

Each 3-Level select inputs reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11 respectively

**JTAG ID**

The JTAG device ID for the CYV15G0204RB is '0C811069'x.


**Table 4. Device Control Latch Configuration Table**

ADDR	Channel	Type	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	Reset Value
0 (000b)	A	S	1	0	X	X	0	0	RXRATEA	101111
1 (001b)	A	S	SDASEL2A[1]	SDASEL2A[0]	SDASEL1A[1]	SDASEL1A[0]	X	X	TRGRATEA	101011
2 (010b)	A	D	RXBISTA[1]	RXPLLPDA	RXBISTA[0]	X	ROE2A	ROE1A	X	101100
5 (101b)	B	S	1	0	X	X	0	0	RXRATEB	101111
6 (110b)	B	S	SDASEL2B[1]	SDASEL2B[0]	SDASEL1B[1]	SDASEL1B[0]	X	X	TRGRATEB	101011
7 (111b)	B	D	RXBISTB[1]	RXPLLPDB	RXBISTB[0]	X	ROE2B	ROE1B	X	101100

**Table 5. Receive BIST Status Bits**

{BISTSTx, RXDx[0], RXDx[1]}	Description
	Receive BIST Status (Receive BIST = Enabled)
000, 001	<b>BIST Data Compare.</b> Character compared correctly.
010	<b>BIST Last Good.</b> Last Character of BIST sequence detected and valid.
011	Reserved.
100	<b>BIST Last Bad.</b> Last Character of BIST sequence detected invalid.
101	<b>BIST Start.</b> Receive BIST is enabled on this channel, but character compares have not yet commenced. This also indicates a PLL Out of Lock condition.
110	<b>BIST Error.</b> While comparing characters, a mismatch was found in one or more of the character bits.
111	<b>BIST Wait.</b> The receiver is comparing characters. but has not yet found the start of BIST character to enable the LFSR.

Figure 2. Receive BIST State Machine



### Maximum Ratings

Above which the useful life may be impaired. User guidelines only, not tested

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied.....	-55°C to +125°C
Supply Voltage to Ground Potential .....	-0.5V to +3.8V
DC Voltage Applied to LVTTL Outputs in High-Z State .....	-0.5V to $V_{CC} + 0.5V$
Output Current into LVTTL Outputs (LOW).....	60 mA
DC Input Voltage.....	-0.5V to $V_{CC} + 0.5V$

Static Discharge Voltage..... > 2000 V  
(per MIL-STD-883, Method 3015)

Latch-up Current..... > 200 mA

### Power-up Requirements

The CYV15G0204RB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.

### Operating Range

Range	Ambient Temperature	$V_{CC}$
Commercial	0°C to +70°C	+3.3V ±5%

### CYV15G0204RB DC Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
<b>LVTTL-compatible Outputs</b>					
$V_{OHT}$	Output HIGH Voltage	$I_{OH} = -4 \text{ mA}$ , $V_{CC} = \text{Min.}$	2.4		V
$V_{OLT}$	Output LOW Voltage	$I_{OL} = 4 \text{ mA}$ , $V_{CC} = \text{Min.}$		0.4	V
$I_{OST}$	Output Short Circuit Current	$V_{OUT} = 0V^{[6]}$ , $V_{CC} = 3.3V$	-20	-100	mA
$I_{OZL}$	High-Z Output Leakage Current	$V_{OUT} = 0V$ , $V_{CC}$	-20	20	µA
<b>LVTTL-compatible Inputs</b>					
$V_{IHT}$	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V
$V_{ILT}$	Input LOW Voltage		-0.5	0.8	V
$I_{IHT}$	Input HIGH Current	TRGCLKx Input, $V_{IN} = V_{CC}$		1.5	mA
		Other Inputs, $V_{IN} = V_{CC}$		+40	µA
$I_{ILT}$	Input LOW Current	TRGCLKx Input, $V_{IN} = 0.0V$		-1.5	mA
		Other Inputs, $V_{IN} = 0.0V$		-40	µA
$I_{IHPDT}$	Input HIGH Current with internal pull-down	$V_{IN} = V_{CC}$		+200	µA
$I_{ILPUT}$	Input LOW Current with internal pull-up	$V_{IN} = 0.0V$		-200	µA
<b>LVDIFF Inputs: TRGCLKx±</b>					
$V_{DIFF}^{[7]}$	Input Differential Voltage		400	$V_{CC}$	mV
$V_{IHHP}$	Highest Input HIGH Voltage		1.2	$V_{CC}$	V
$V_{ILLP}$	Lowest Input LOW voltage		0.0	$V_{CC}/2$	V
$V_{COMREF}^{[8]}$	Common Mode Range		1.0	$V_{CC} - 1.2V$	V
<b>3-Level Inputs</b>					
$V_{IHH}$	Three-Level Input HIGH Voltage	$\text{Min.} \leq V_{CC} \leq \text{Max.}$	$0.87 * V_{CC}$	$V_{CC}$	V
$V_{IMM}$	Three-Level Input MID Voltage	$\text{Min.} \leq V_{CC} \leq \text{Max.}$	$0.47 * V_{CC}$	$0.53 * V_{CC}$	V
$V_{ILL}$	Three-Level Input LOW Voltage	$\text{Min.} \leq V_{CC} \leq \text{Max.}$	0.0	$0.13 * V_{CC}$	V
$I_{IHH}$	Input HIGH Current	$V_{IN} = V_{CC}$		200	µA
$I_{IMM}$	Input MID current	$V_{IN} = V_{CC}/2$	-50	50	µA
$I_{ILL}$	Input LOW current	$V_{IN} = \text{GND}$		-200	µA


#### Notes

- Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.
- This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the true (+) input is more positive than the complement (-) input. A logic-0 exists when the complement (-) input is more positive than true (+) input.
- The common mode range defines the allowable range of TRGCLKx+ and TRGCLKx- when TRGCLKx+ = TRGCLKx-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.



**CYV15G0204RB DC Electrical Characteristics** (continued)

Parameter	Description	Test Conditions	Min.	Max.	Unit
<b>Differential CML Serial Outputs: ROUTA1±, ROUTA2±, ROUB1±, ROUB2±</b>					
V <sub>OHC</sub>	Output HIGH Voltage (V <sub>CC</sub> Referenced)	100Ω differential load	V <sub>CC</sub> - 0.5	V <sub>CC</sub> - 0.2	V
		150Ω differential load	V <sub>CC</sub> - 0.5	V <sub>CC</sub> - 0.2	V
V <sub>OLC</sub>	Output LOW Voltage (V <sub>CC</sub> Referenced)	100Ω differential load	V <sub>CC</sub> - 1.4	V <sub>CC</sub> - 0.7	V
		150Ω differential load	V <sub>CC</sub> - 1.4	V <sub>CC</sub> - 0.7	V
V <sub>ODIF</sub>	Output Differential Voltage  (OUT+) - (OUT-)	100Ω differential load	450	900	mV
		150Ω differential load	560	1000	mV
<b>Differential Serial Line Receiver Inputs: INA1±, INA2±, INB1±, INB2±</b>					
V <sub>DIFFs</sub> <sup>[7]</sup>	Input Differential Voltage  (IN+) - (IN-)		100	1200	mV
V <sub>IHE</sub>	Highest Input HIGH Voltage			V <sub>CC</sub>	V
V <sub>ILE</sub>	Lowest Input LOW Voltage		V <sub>CC</sub> - 2.0		V
I <sub>IHE</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHE</sub> Max.		1350	μA
I <sub>ILE</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILE</sub> Min.	-700		μA
V <sub>COM</sub> <sup>[9]</sup>	Common Mode input range	((V <sub>CC</sub> - 2.0V)+0.5)min, (V <sub>CC</sub> - 0.5V) max.	+1.25	+3.1	V
<b>Power Supply</b>			<b>Typ.</b>	<b>Max.</b>	
I <sub>CC</sub> <sup>[10, 11]</sup>	Max Power Supply Current	TRGCLKx = Commercial	620	720	mA
		MAX			
I <sub>CC</sub> <sup>[10, 11]</sup>	Typical Power Supply Current	TRGCLKx = Commercial	600	700	mA
		125 MHz			

**AC Test Loads and Waveforms**

**Notes**

- The common mode range defines the allowable range of INPUT+ and INPUT- when INPUT+ = INPUT-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.
- Maximum I<sub>CC</sub> is measured with V<sub>CC</sub> = MAX, T<sub>A</sub> = 25°C, with both channels and Serial Line Drivers enabled, sending a continuous alternating 01 pattern, and outputs unloaded.
- Typical I<sub>CC</sub> is measured under similar conditions except with V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C, with both channels enabled and one Serial Line Driver per transmit channel sending a continuous alternating 01 pattern. The redundant outputs on each channel are powered down and the parallel outputs are unloaded.
- Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only.
- The LVTTTL switching threshold is 1.4V. All timing references are made relative to where the signal edges cross the threshold voltage.

**CYV15G0204RB AC Electrical Characteristics**

Parameter	Description	Min.	Max	Unit
<b>CYV15G0204RB Receiver LVTTTL Switching Characteristics Over the Operating Range</b>				
$f_{RS}$	RXCLKx± Clock Output Frequency	9.75	150	MHz
$t_{RXCLKP}$	RXCLKx± Period = $1/f_{RS}$	6.66	102.56	ns
$t_{RXCLKD}$	RXCLKx± Duty Cycle Centered at 50% (Full Rate and Half Rate)	-1.0	+1.0	ns
$t_{RXCLKR}^{[14]}$	RXCLKx± Rise Time	0.3	1.2	ns
$t_{RXCLKF}^{[14]}$	RXCLKx± Fall Time	0.3	1.2	ns
$t_{RXDV-}^{[18]}$	Status and Data Valid Time to RXCLKx± (RXRATEx = 0) (Full Rate)	5UI-2.0 <sup>[19]</sup>		ns
	Status and Data Valid Time to RXCLKx± (RXRATEx = 1) (Half Rate)	5UI-1.3 <sup>[19]</sup>		ns
$t_{RXDV+}^{[18]}$	Status and Data Valid Time to RXCLKx± (RXRATEx = 0) (Full Rate)	5UI-1.8 <sup>[19]</sup>		ns
	Status and Data Valid Time to RXCLKx± (RXRATEx = 1) (Half Rate)	5UI-2.6 <sup>[19]</sup>		ns
$f_{ROS}$	RECLKOx Clock Frequency	19.5	150	MHz
$t_{RECKO}$	RECLKOx Period= $1/f_{ROS}$	6.66	51.28	ns
$t_{RECKOD}$	RECLKOx Duty Cycle centered at 60% HIGH time	-1.9	0	ns
<b>CYV15G0204RB TRGCLKx Switching Characteristics Over the Operating Range</b>				
$f_{TRG}$	TRGCLKx Clock Frequency	19.5	150	MHz
$t_{TRGCLK}$	TRGCLKx Period = $1/f_{REF}$	6.6	51.28	ns
$t_{TRGH}$	TRGCLKx HIGH Time (TRGRATEx = 1)(Half Rate)	5.9		ns
	TRGCLKx HIGH Time (TRGRATEx = 0)(Full Rate)	2.9 <sup>[14]</sup>		ns
$t_{TRGL}$	TRGCLKx LOW Time (TRGRATEx = 1)(Half Rate)	5.9		ns
	TRGCLKx LOW Time (TRGRATEx = 0)(Full Rate)	2.9 <sup>[14]</sup>		ns
$t_{TRGD}^{[20]}$	TRGCLKx Duty Cycle	30	70	%
$t_{TRGR}^{[14, 15, 16, 17]}$	TRGCLKx Rise Time (20%–80%)		2	ns
$t_{TRGF}^{[14, 15, 16, 17]}$	TRGCLKx Fall Time (20%–80%)		2	ns
$t_{TRGRX}^{[21]}$	TRGCLKx Frequency Referenced to Received Clock Frequency	-0.15	+0.15	%
<b>CYV15G0204RB Bus Configuration Write Timing Characteristics Over the Operating Range</b>				
$t_{DATAH}$	Bus Configuration Data Hold	0		ns
$t_{DATAS}$	Bus Configuration Data Setup	10		ns
$t_{WRENp}$	Bus Configuration WREN Pulse Width	10		ns
<b>CYV15G0204RB JTAG Test Clock Characteristics Over the Operating Range</b>				
$f_{TCLK}$	JTAG Test Clock Frequency		20	MHz
$t_{TCLK}$	JTAG Test Clock Period	50		ns
<b>CYV15G0204RB Device RESET Characteristics Over the Operating Range</b>				
$t_{RST}$	Device RESET Pulse Width	30		ns

**Notes**

14. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.
15. The ratio of rise time to falling time must not vary by greater than 2:1.
16. For a given operating frequency, neither rise or fall specification can be greater than 20% of the clock-cycle period or the data sheet maximum time.
17. All transmit AC timing parameters measured with 1ns typical rise time and fall time.
18. Parallel data output specifications are only valid if all outputs are loaded with similar DC and AC loads.
19. Receiver UI (Unit Interval) is calculated as  $1/(f_{TRG} * 20)$  (when TRGRATEx = 1) or  $1/(f_{TRG} * 10)$  (when TRGRATEx = 0). In an operating link this is equivalent to  $t_b$ .
20. The duty cycle specification is a simultaneous condition with the  $t_{REFH}$  and  $t_{REFL}$  parameters. This means that at faster character rates the TRGCLKx± duty cycle cannot be as large as 30%–70%.
21. TRGCLKx± has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time. TRGCLKx± must be within ±1500 PPM (±0.15%) of the transmitter PLL reference (REFCLKx±) frequency. Although transmitting to a HOTLink II receiver channel necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500-PPM, the stability of the crystal needs to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard.

**CYV15G0204RB AC Electrical Characteristics** (continued)

Parameter	Description	Min.	Max	Unit	
<b>CYV15G0204RB Reclocker Serial Output Characteristics</b> Over the Operating Range					
Parameter	Description	Condition	Min.	Max.	Unit
$t_B$	Bit Time		5128	660	ps
$t_{RISE}^{[14]}$	CML Output Rise Time 20–80% (CML Test Load)	SPDSELx = HIGH	50	270	ps
		SPDSELx = MID	100	500	ps
		SPDSELx =LOW	180	1000	ps
$t_{FALL}^{[14]}$	CML Output Fall Time 80–20% (CML Test Load)	SPDSELx = HIGH	50	270	ps
		SPDSELx = MID	100	500	ps
		SPDSELx =LOW	180	1000	ps

**PLL Characteristics**

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
<b>CYV15G0204RB Reclocker Output PLL Characteristics</b>						
$t_{JRGENS}^{[14, 22]}$	Reclocker Jitter Generation - SD Data Rate	TRGCLKx = 27 MHz		133		ps
$t_{JRGEND}^{[14, 22]}$	Reclocker Jitter Generation - HD Data Rate	TRGCLKx = 148.5 MHz		107		ps
<b>CYV15G0204RB Receive PLL Characteristics</b> Over the Operating Range						
$t_{RXLOCK}$	Receive PLL lock to input data stream (cold start)				376k	UI
	Receive PLL lock to input data stream				376k	UI
$t_{RXUNLOCK}$	Receive PLL Unlock Rate				46	UI


**Capacitance** <sup>[14]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{INTTL}$	TTL Input Capacitance	$T_A = 25^\circ\text{C}$ , $f_0 = 1\text{ MHz}$ , $V_{CC} = 3.3\text{V}$	7	pF
$C_{INPECL}$	PECL input Capacitance	$T_A = 25^\circ\text{C}$ , $f_0 = 1\text{ MHz}$ , $V_{CC} = 3.3\text{V}$	4	pF

**Switching Waveforms for the CYV15G0204RB HOTLink II Receiver**

**Receive Interface Read Timing**

**RXRATEx = 0**




**Note**

22. Receiver input stream is BIST data from the transmit channel. This data is reclocked and output to a wide-bandwidth digital sampling oscilloscope. The measurement was recorded after 10,000 histogram hits, time referenced to REFCLKx± of the transmit channel.

**Switching Waveforms for the CYV15G0204RB HOTLink II Receiver (continued)**


**Receive Interface  
Read Timing**

RXRATEx = 1



**CYV15G0204RB HOTLink II Bus Configuration Switching Waveforms**

**Bus Configuration  
Write Timing**



**Table 6. Package Coordinate Signal Allocation**

Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type
A01	NC	NO CONNECT	C07	NC	NO CONNECT	F17	VCC	POWER
A02	NC	NO CONNECT	C08	GND	GROUND	F18	NC	NO CONNECT
A03	NC	NO CONNECT	C09	DATA[6]	LVTTTL IN PU	F19	NC	NO CONNECT
A04	NC	NO CONNECT	C10	DATA[4]	LVTTTL IN PU	F20	NC	NO CONNECT
A05	VCC	POWER	C11	DATA[2]	LVTTTL IN PU	G01	GND	GROUND
A06	INB1-	CML IN	C12	DATA[0]	LVTTTL IN PU	G02	WREN	LVTTTL IN PU
A07	ROU <b>T</b> B1-	CML OUT	C13	GND	GROUND	G03	GND	GROUND
A08	GND	GROUND	C14	NC	NO CONNECT	G04	GND	GROUND
A09	INB2-	CML IN	C15	SPDSELB	3-LEVEL SEL	G17	NC	NO CONNECT
A10	ROU <b>T</b> B2-	CML OUT	C16	VCC	POWER	G18	NC	NO CONNECT
A11	INA1-	CML IN	C17	LDTDEN	LVTTTL IN PU	G19	SPDSELA	3-LEVEL SEL
A12	ROU <b>T</b> A1-	CML OUT	C18	TRST	LVTTTL IN PU	G20	NC	NO CONNECT
A13	GND	GROUND	C19	GND	GROUND	H01	GND	GROUND
A14	INA2-	CML IN	C20	TDO	LVTTTL 3-S OUT	H02	GND	GROUND
A15	ROU <b>T</b> A2-	CML OUT	D01	TCLK	LVTTTL IN PD	H03	GND	GROUND
A16	VCC	POWER	D02	RESET	LVTTTL IN PU	H04	GND	GROUND
A17	VCC	POWER	D03	INSELB	LVTTTL IN	H17	GND	GROUND
A18	NC	NO CONNECT	D04	INSELA	LVTTTL IN	H18	GND	GROUND
A19	VCC	POWER	D05	VCC	POWER	H19	GND	GROUND
A20	NC	NO CONNECT	D06	ULCA	LVTTTL IN PU	H20	GND	GROUND
B01	VCC	POWER	D07	NC	NO CONNECT	J01	GND	GROUND
B02	NC	NO CONNECT	D08	GND	GROUND	J02	GND	GROUND
B03	VCC	POWER	D09	DATA[5]	LVTTTL IN PU	J03	GND	GROUND
B04	NC	NO CONNECT	D10	DATA[3]	LVTTTL IN PU	J04	GND	GROUND
B05	VCC	POWER	D11	DATA[1]	LVTTTL IN PU	J17	NC	NO CONNECT
B06	INB1+	CML IN	D12	GND	GROUND	J18	NC	NO CONNECT
B07	ROU <b>T</b> B1+	CML OUT	D13	GND	GROUND	J19	NC	NO CONNECT
B08	GND	GROUND	D14	GND	GROUND	J20	NC	NO CONNECT
B09	INB2+	CML IN	D15	NC	NO CONNECT	K01	NC	NO CONNECT
B10	ROU <b>T</b> B2+	CML OUT	D16	VCC	POWER	K02	NC	NO CONNECT
B11	INA1+	CML IN	D17	NC	NO CONNECT	K03	GND	GROUND
B12	ROU <b>T</b> A1+	CML OUT	D18	VCC	POWER	K04	GND	GROUND
B13	GND	GROUND	D19	SCANEN2	LVTTTL IN PD	K17	NC	NO CONNECT
B14	INA2+	CML IN	D20	TMEN3	LVTTTL IN PD	K18	NC	NO CONNECT
B15	ROU <b>T</b> A2+	CML OUT	E01	VCC	POWER	K19	NC	NO CONNECT
B16	VCC	POWER	E02	VCC	POWER	K20	NC	NO CONNECT
B17	NC	NO CONNECT	E03	VCC	POWER	L01	NC	NO CONNECT
B18	NC	NO CONNECT	E04	VCC	POWER	L02	NC	NO CONNECT
B19	NC	NO CONNECT	E17	VCC	POWER	L03	NC	NO CONNECT
B20	NC	NO CONNECT	E18	VCC	POWER	L04	GND	GROUND
C01	TDI	LVTTTL IN PU	E19	VCC	POWER	L17	NC	NO CONNECT
C02	TMS	LVTTTL IN PU	E20	VCC	POWER	L18	NC	NO CONNECT
C03	VCC	POWER	F01	NC	NO CONNECT	L19	NC	NO CONNECT

**Table 6. Package Coordinate Signal Allocation** (continued)


Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type
C04	VCC	POWER	F02	NC	NO CONNECT	L20	GND	GROUND
C05	VCC	POWER	F03	VCC	POWER	M01	NC	NO CONNECT
C06	ULCB	LVTTTL IN PU	F04	VCC	POWER	M02	NC	NO CONNECT
M03	NC	NO CONNECT	U03	VCC	POWER	W03	LFIB	LVTTTL OUT
M04	NC	NO CONNECT	U04	VCC	POWER	W04	RXCLKB-	LVTTTL OUT
M17	NC	NO CONNECT	U05	VCC	POWER	W05	VCC	POWER
M18	NC	NO CONNECT	U06	RXDB[4]	LVTTTL OUT	W06	RXDB[6]	LVTTTL OUT
M19	NC	NO CONNECT	U07	RXDB[3]	LVTTTL OUT	W07	RXDB[0]	LVTTTL OUT
M20	GND	GROUND	U08	GND	GROUND	W08	GND	GROUND
N01	GND	GROUND	U09	GND	GROUND	W09	ADDR [2]	LVTTTL IN PU
N02	GND	GROUND	U10	ADDR [0]	LVTTTL IN PU	W10	ADDR [1]	LVTTTL IN PU
N03	GND	GROUND	U11	TRGCLKB-	PECL IN	W11	RXCLKA+	LVTTTL OUT
N04	GND	GROUND	U12	GND	GROUND	W12	REPDOA	LVTTTL OUT
N17	GND	GROUND	U13	GND	GROUND	W13	GND	GROUND
N18	GND	GROUND	U14	GND	GROUND	W14	GND	GROUND
N19	GND	GROUND	U15	VCC	POWER	W15	VCC	POWER
N20	GND	GROUND	U16	VCC	POWER	W16	VCC	POWER
P01	NC	NO CONNECT	U17	RXDA[4]	LVTTTL OUT	W17	LFIA	LVTTTL OUT
P02	NC	NO CONNECT	U18	VCC	POWER	W18	TRGCLKA+	PECL IN
P03	NC	NO CONNECT	U19	BISTSTA	LVTTTL OUT	W19	RXDA[6]	LVTTTL OUT
P04	NC	NO CONNECT	U20	RXDA[0]	LVTTTL OUT	W20	RXDA[3]	LVTTTL OUT
P17	GND	GROUND	V01	VCC	POWER	Y01	VCC	POWER
P18	GND	GROUND	V02	VCC	POWER	Y02	VCC	POWER
P19	GND	GROUND	V03	VCC	POWER	Y03	RXDB[9]	LVTTTL OUT
P20	GND	GROUND	V04	RXDB[8]	LVTTTL OUT	Y04	RXCLKB+	LVTTTL OUT
R01	NC	NO CONNECT	V05	VCC	POWER	Y05	VCC	POWER
R02	NC	NO CONNECT	V06	RXDB[5]	LVTTTL OUT	Y06	RXDB[7]	LVTTTL OUT
R03	NC	NO CONNECT	V07	RXDB[1]	LVTTTL OUT	Y07	RXDB[2]	LVTTTL OUT
R04	NC	NO CONNECT	V08	GND	GROUND	Y08	GND	GROUND
R17	VCC	POWER	V09	BISTSTB	LVTTTL OUT	Y09	RECLKOB	LVTTTL OUT
R18	VCC	POWER	V10	GND	GROUND	Y10	NC	NO CONNECT
R19	VCC	POWER	V11	TRGCLKB+	PECL IN	Y11	GND	GROUND
R20	VCC	POWER	V12	RECLKOA	LVTTTL OUT	Y12	RXCLKA-	LVTTTL OUT
T01	VCC	POWER	V13	GND	GROUND	Y13	GND	GROUND
T02	VCC	POWER	V14	GND	GROUND	Y14	GND	GROUND
T03	VCC	POWER	V15	VCC	POWER	Y15	VCC	POWER
T04	VCC	POWER	V16	VCC	POWER	Y16	VCC	POWER
T17	VCC	POWER	V17	RXDA[9]	LVTTTL OUT	Y17	REPDOB	LVTTTL OUT
T18	VCC	POWER	V18	RXDA[5]	LVTTTL OUT	Y18	TRGCLKA-	PECL IN
T19	VCC	POWER	V19	RXDA[2]	LVTTTL OUT	Y19	RXDA[8]	LVTTTL OUT
T20	VCC	POWER	V20	RXDA[1]	LVTTTL OUT	Y20	RXDA[7]	LVTTTL OUT
U01	VCC	POWER	W01	VCC	POWER			
U02	VCC	POWER	W02	VCC	POWER			

Ordering Information

Speed	Ordering Code	Package Name	Package Type	Operating Range
Standard	CYV15G0204RB-BGC	BL256	256-Ball Thermally Enhanced Ball Grid Array	Commercial
Standard	CYV15G0204RB-BGXC	BL256	Pb-Free 256-Ball Thermally Enhanced Ball Grid Array	Commercial

Package Diagram

Figure 3. 256-Lead L2 Ball Grid Array (27 x 27 x 1.57 mm) BL256



HOTLink is a registered trademark and HOTLink II and MultiFrame are trademarks of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

Document Title: CYV15G0204RB Independent Clock Dual HOTLink II™ Reclocking Deserializer Document Number: 38-02103				
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
**	246850	See ECN	FRE	New Data Sheet
*A	338721	See ECN	SUA	Added Pb-Free package option availability
*B	384307	See ECN	AGT	Revised setup and hold times ( $t_{RXDV-}$ , $t_{RXDV+}$ , $t_{RXDV+}$ )
*C	1034083	See ECN	UKK	Added clarification for the necessity of JTAG controller reset and the methods to implement it.