


# DS1345Y/AB 1024K Nonvolatile SRAM with Battery Monitor

### **FEATURES**

- Built—in lithium battery provides more than 10 years of data retention
- Data is automatically protected during V<sub>CC</sub> power loss
- Power supply monitor resets processor when V<sub>CC</sub> power loss occurs and holds processor in reset during V<sub>CC</sub> ramp—up
- · Battery monitor checks remaining capacity daily
- · Read and write access times as fast as 70 ns
- Unlimited write cycle endurance
- Typical standby current 50 μA
- Upgrade for 128K x 8 SRAM, EEPROM or Flash devices
- Lithium battery is electrically disconnected to retain freshness until power is applied for the first time
- Full ±10% V<sub>CC</sub> operating range (DS1345Y) or optional ±5% V<sub>CC</sub> operating range (DS1345AB)
- Low Profile Module package fits into standard 68-pin surface mountable PLCC sockets
- Optional industrial temperature range of -40°C to +85°C, designated IND

### **PIN ASSIGNMENT**



34-PIN LOW PROFILE MODULE (LPM)

#### PIN DESCRIPTION

A0-A16 - Address Inputs DQ0-DQ7 - Data In/Data Out CE Chip Enable WE - Write Enable OE Output Enable **RST** - Reset Output ₿W **Battery Warning Output**  $V_{CC}$ - +5 Volts

GND - Ground
NC - No Connect

### **DESCRIPTION**

The DS1345 1024K Nonvolatile SRAMs are 1,048,576—bit, fully static, nonvolatile SRAMs organized as 131,072 words by eight bits. Each NV SRAM has a self—contained lithium energy source and control circuitry which constantly monitors  $V_{\rm CC}$  for an out–of–tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. Additionally, the DS1345 devices have

dedicated circuitry for monitoring the status of  $V_{CC}$  and the status of the internal lithium battery. There is no limit on the number of write cycles which can be executed, and no additional support circuitry is required for microprocessor interfacing. The devices can be used in place of 128K x 8 SRAM, EEPROM or Flash components. Available in the Low Profile Module package, DS1345 devices are specifically designed for surface mount applications.

©Copyright 1995 by Dalias Semiconductor Corporation. All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dalias Semiconductor data books.

041996 1/9

#### **READ MODE**

The DS1345 devices execute a read cycle whenever  $\overline{\text{WE}}$  (Write Enable) is inactive (high) and  $\overline{\text{CE}}$  (Chip Enable) and  $\overline{\text{OE}}$  (Output Enable) are active (low). The unique address specified by the 17 address inputs (A $_0$ -A $_{16}$ ) defines which of the 131,072 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t<sub>ACC</sub> (Access Time) after the last address input signal is stable, providing that  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  (Output Enable) access times are also satisfied. If  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ ) and the limiting parameter is either t<sub>CO</sub> for  $\overline{\text{CE}}$  or t<sub>OE</sub> for  $\overline{\text{OE}}$  rather than address access.

### **WRITE MODE**

The DS1345 devices excute a write cycle whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are in the active (low) state after address inputs are stable. The later occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time ( $t_{WR}$ ) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in  $t_{ODW}$  from its falling edge.

### **DATA RETENTION MODE**

The DS1345AB provides full functional capability for  $V_{CC}$  greater than 4.75 volts and write protects by 4.5 volts. The DS1345Y provides full functional capability for  $V_{CC}$  greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{CC}$ . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As  $V_{CC}$  falls below approximately 2.7 volts, the power switching circuit connects the lithium energy source to RAM to retain data.

During power–up, when  $V_{\rm CC}$  rises above approximately 2.7 volts, the power switching circuit connects external  $V_{\rm CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{\rm CC}$  exceeds 4.75 volts for the DS1345AB and 4.5 volts for the DS1345Y.

#### SYSTEM POWER MONITORING

DS1345 devices have the ability to monitor the external V<sub>CC</sub> power supply. When an out–of–tolerance power supply condition is detected, the NV SRAMs warn a processor–based system of impending power failure by asserting  $\overline{RST}$ . On power up,  $\overline{RST}$  is held active for 200 ms nominal to prevent system operation during power–on transients and to allow t<sub>REC</sub> to elapse.  $\overline{RST}$  has an open–drain output driver.

#### **BATTERY MONITORING**

The DS1345 devices automatically perform periodic battery voltage monitoring on a 24 hour time interval. Such monitoring begins within  $t_{REC}$  after  $V_{CC}$  rises above  $V_{TP}$  and is suspended when power failure occurs.

After each 24 hour period has elapsed, the battery is connected to an internal  $1M\Omega$  test resistor for one second. During this one second, if battery voltage falls below the battery voltage trip point (2.6V), the battery warning output  $\overline{BW}$  is asserted. Once asserted,  $\overline{BW}$  remains active until the module is replaced. The battery is still retested after each  $V_{CC}$  power—up, however, even if  $\overline{BW}$  is active. If the battery voltage is found to be higher than 2.6V during such testing,  $\overline{BW}$  is de—asserted and regular 24—hour testing resumes.  $\overline{BW}$  has an opendrain output driver.

### FRESHNESS SEAL AND SHIPPING

Each DS1345 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

041996 2/9

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage On Any Pin Relative To Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C, -40°C to +85°C for IND parts -40°C to +70°C, -40°C to +85°C for IND parts 260°C For 10 seconds

# **RECOMMENDED DC OPERATING CONDITIONS**

(t<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1345AB Power Supply Voltage	Vcc	4.75	5.0	5.25	V	
DS1345Y Power Supply Voltage	Vcc	4.5	5.0	5.5	V	
Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub>	V	
Logic 0	V <sub>IL</sub>	0.0		0.8	V	

( $V_{CC}$ =5 $V \pm 5\%$  for DS1345AB)

### DC ELECTRICAL CHARACTERISTICS

(t<sub>A</sub>: See Note 10) ( $V_{CC}$ =5V ± 10% for DS1345Y)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	կլ	-1.0		+1.0	μА	
I/O Leakage Current CE ≥ V <sub>IH</sub> ≤ V <sub>CC</sub>	lio	-1.0		+1.0	μА	
Output Current @ 2.4V	Іон	-1.0			mA	14
Output Current @ 0.4V	l <sub>OL</sub>	2.0			mA	14
Standby Current CE = 2.2V	I <sub>CCS1</sub>		200	600	μА	
Standby Current CE = V <sub>CC</sub> -0.5V	I <sub>CCS2</sub>		50	150	μА	
Operating Current	lcco <sub>1</sub>			85	mA	
Write Protection Voltage (DS1345AB)	V <sub>TP</sub>	4.50	4.62	4.75	٧	
Write Protection Voltage (DS1345Y)	V <sub>TP</sub>	4.25	4.37	4.5	V	

# **CAPACITANCE**

(t<sub>A</sub>= 25°C)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	CIN		5	10	pF	
Input/Output Capacitance	C <sub>I/O</sub>		5	10	pF	

041996 3/9

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


( $V_{CC}$ =5 $V \pm 5\%$  for DS1345AB)

# **AC ELECTRICAL CHARACTERISTICS**

(t <sub>A</sub> : See	Note 10) (V <sub>CC</sub> =5	V ± 10% fo	r DS1345Y)
V 70	DC134EV 100		


		DS1345Y-70 DS1345AB-70		DS1345Y-100 DS1345AB-100			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	70		100		ns	
Access Time	tACC		70		100	ns	
OE to Output Valid	t <sub>OE</sub>		35		50	ns	
CE to Output Valid	tco		70		100	ns	
OE or CE to Output Active	t <sub>COE</sub>	5		5		ns	5
Output High Z from Deselection	top		25		35	ns	5
Output Hold from Address Change	tон	5		5		ns	
Write Cycle Time	twc	70		100		ns	
Write Pulse Width	t <sub>WP</sub>	55		75		ns	3
Address Setup Time	t <sub>AW</sub>	0		0		ns	
Write Recovery Time	t <sub>WR1</sub>	5 12		5 12		ns	12 13
Output High Z from WE	topw		25		35	ns	5
Output Active from WE	toew	5		5		ns	5
Data Setup Time	t <sub>DS</sub>	30		40		ns	4
Data Hold Time	t <sub>DH1</sub>	0 7		0 7		ns	12 13

# **READ CYCLE**




041996 4/9

# **WRITE CYCLE 1**




# **WRITE CYCLE 2**




041996 5/9

# POWER-DOWN/POWER-UP CONDITION



# **BATTERY WARNING DETECTION**



041996 6/9

### POWER-DOWN/POWER-UP TIMING

(tA: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> Fail Detect to $\overline{\text{CE}}$ and $\overline{\text{WE}}$ Inactive	t <sub>PD</sub>			1.5	μs	11
V <sub>CC</sub> slew from V <sub>TP</sub> to 0V	tr	150			μs	
V <sub>CC</sub> Fail Detect to RST Active	t <sub>RPD</sub>			15	μs	14
V <sub>CC</sub> slew from 0V to V <sub>TP</sub>	t <sub>R</sub>	150			μs	
V <sub>CC</sub> Valid to CE and WE Inactive	t <sub>PU</sub>			2	ms	
V <sub>CC</sub> Valid to End of Write Protection	t <sub>REC</sub>			125	ms	
V <sub>CC</sub> Valid to RST Inactive	t <sub>RPU</sub>	150	200	350	ms	14
V <sub>CC</sub> Valid to BW Valid	t <sub>BPU</sub>			1	s	14

### **BATTERY WARNING TIMING**

(t<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Battery Test Cycle	t <sub>BTC</sub>		24		hr	
Battery Test Pulse Width	t <sub>BTPW</sub>			1	s	
Battery Test to BW Active	t <sub>BW</sub>			1	s	

 $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

### **WARNING:**

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

### NOTES:

- 1. WE is high for a Read Cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3. t<sub>WP</sub> is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ . t<sub>WP</sub> is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4. t<sub>DS</sub> is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with or latter than the  $\overline{\text{WE}}$  low transition, the output buffers remain in a high impedance state during this period.
- 7. If the  $\overline{\text{CE}}$  high transition occurs prior to or simultaneously with the  $\overline{\text{WE}}$  high transition, the output buffers remain in high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.

041996 7/9

- Each DS1345 has a built-in switch that disconnects the lithium source until V<sub>CC</sub> is first applied by the user.
   The expected t<sub>DR</sub> is defined as accumulative time in the absence of V<sub>CC</sub> starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is –40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V<sub>CC</sub>.
- 12.  $t_{WR1}$  and  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 13. t<sub>WB2</sub> and t<sub>DH2</sub> are measured from  $\overline{\text{CE}}$  going high.
- 14. RST and BW are open-drain outputs and cannot source current. External pull-up resistors should be connected to these pins for proper operation. Both pins will sink 10 mA.

### DC TEST CONDITIONS

Outputs Open Cycle = 200 ns for operating current All voltages are referenced to ground


### **AC TEST CONDITIONS**

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 – 3.0V Timing Measurement Reference Levels

Input: 1.5V Output: 1.5V


Input pulse Rise and Fall Times: 5 ns

### **ORDERING INFORMATION**




041996 8/9

# D1345Y/AB 34-PIN LOW PROFILE MODULE (LPM)



PKG	INCHES					
DIM	MIN	MAX				
А	0.955	0.980				
В	0.840	0.855				
С	0.230	0.250				
D	0.975	0.995				
Ε	0.047	0.053				
F	0.015	0.025				



Suggested 68-pin PLCC surface mountable sockets with leads on two sides only are:

 McKenzie
 34P-SMT-3

 Harwin
 HIS-40001-04

 Robin Nugent
 PLCC-34-SMT

 Dallas Semiconductor
 DS34PIN-PLC

For recommended prototype/breadboard sockets, contact the Dallas Semiconductor factory.

041996 9/9