# SHARP

		Date	Jul. 11. 2002
PRELIMINARY DAT			
	DATASH	IEE	T
PRODUCT :	32M (x16) Flash Memor	У	
MODEL NO :	LH28F320BFN-PTT	LZH	
	ject to change without notice. ights reserved. No reproduction or republication without written per	rmission	
	les office to obtain the latest datasheet.	1111331011.	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

## CONTENTS

#### PAGE

1 Electrical Specifications 14
1.1 Absolute Maximum Ratings 14
1.2 Operating Conditions 14
1.2.1 Capacitance 15
1.2.2 AC Input/Output Test Conditions 15
1.2.3 DC Characteristics 16
1.2.4 AC Characteristics - Read-Only Operations 17
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 22
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information

1

PAGE

# LH28F320BFN-PTTLZH 32Mbit (2Mbit×16) Page Mode Flash MEMORY

■ 32M density with 16Bit I/O Interface

- High Performance Reads
   80/35ns 8-Word Page Mode
- Low Power Operation
   2.7V Read and Write Operations
  - $\bullet$  Automatic Power Savings Mode Reduces  $I_{\rm CCR}$  in Static Mode
- Enhanced Code + Data Storage
   5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
   4-Word Factory-Programmed Area
   4-Word User-Programmable Area
- High Performance Program with Page Buffer
   16-Word Page Buffer
- Operating Temperature  $0^{\circ}$ C to  $+70^{\circ}$ C
- Flexible Blocking Architecture
  - Eight 4K-word Parameter Blocks
  - Sixty-three 32K-word Main Blocks
  - Top Parameter Location
- CMOS Process (P-type silicon substrate)

- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset.
  - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 11µs/Word (Typ.) Programming
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  Minimum 100,000 Block Erase Cycles
- 44-Lead SOP
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product, which is Page Mode Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}=2.7V-3.6V$ . Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

\* ETOX is a trademark of Intel Corporation.




Figure 1. 44-Lead SOP Pinout

Table 1. Pin Descriptions							
Symbol	bol Type Name and Function						
A <sub>0</sub> -A <sub>20</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A <sub>0</sub> -A <sub>20</sub>					
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code and identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.					
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.					
RST#	INPUT	RESET: When low ( $V_{IL}$ ), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high ( $V_{IH}$ ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.					
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.					
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).					
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.					
GND	SUPPLY	GROUND: Do not float any ground pins.					
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.					

BLO	CK NUMBER	ADDRESS RANGE
70	4K-WORD	1FF000H - 1FFFFFH
69	4K-WORD	1FE000H - 1FEFFFH
68	4K-WORD	1FD000H - 1FDFFFH
67	4K-WORD	1FC000H - 1FCFFFH
66	4K-WORD	1FB000H - 1FBFFFH
65	4K-WORD	1FA000H - 1FAFFFH
64	4K-WORD	1F9000H - 1F9FFFH
63	4K-WORD	1F8000H - 1F8FFFH
62	32K-WORD	1F0000H - 1F7FFFH
61	32K-WORD	1E8000H - 1EFFFFH
60	32K-WORD	1E0000H - 1E7FFFH
59	32K-WORD	1D8000H - 1DFFFFH
58	32K-WORD	1D0000H - 1D7FFFH
57	32K-WORD	1C8000H - 1CFFFFH
56	32K-WORD	1C0000H - 1C7FFFH
55	32K-WORD	1B8000H - 1BFFFFH
54	32K-WORD	1B0000H - 1B7FFFH
53	32K-WORD	1A8000H - 1AFFFFH
52	32K-WORD	1A0000H - 1A7FFFH
51	32K-WORD	198000H - 19FFFFH
50	32K-WORD	190000H - 197FFFH
49	32K-WORD	188000H - 18FFFFH
48	32K-WORD	180000H - 187FFFH
47	32K-WORD	178000H - 17FFFFH
46	32K-WORD	170000H - 177FFFH
45	32K-WORD	168000H - 16FFFFH
44	32K-WORD	160000H - 167FFFH
43	32K-WORD	158000H - 15FFFFH
42	32K-WORD	150000H - 157FFFH
41	32K-WORD	148000H - 14FFFFH
40	32K-WORD	140000H - 147FFFH
39	32K-WORD	138000H - 13FFFFH
38	32K-WORD	130000H - 137FFFH
37	32K-WORD	128000H - 12FFFFH
36	32K-WORD	120000H - 127FFFH
35	32K-WORD	118000H - 11FFFFH
34	32K-WORD	110000H - 117FFFH
33	32K-WORD	108000H - 10FFFFH
32	32K-WORD	100000H - 107FFFH

BLOCK NUMBER	ADDRESS RANGE
31 32K-WORD	0F8000H - 0FFFFFH
30 32K-WORD	0F0000H - 0F7FFFH
29 32K-WORD	0E8000H - 0EFFFFH
28 32K-WORD	0E0000H - 0E7FFFH
27 32K-WORD	0D8000H - 0DFFFFH
26 32K-WORD	0D0000H - 0D7FFFH
25 32K-WORD	0C8000H - 0CFFFFH
24 32K-WORD	0C0000H - 0C7FFFH
23 32K-WORD	0B8000H - 0BFFFFH
22 32K-WORD	0B0000H - 0B7FFFH
21 32K-WORD	0A8000H - 0AFFFFH
20 32K-WORD	0A0000H - 0A7FFFH
19 32K-WORD	098000H - 09FFFFH
18 32K-WORD	090000H - 097FFFH
17 32K-WORD	088000H - 08FFFFH
16 32K-WORD	080000H - 087FFFH
15 32K-WORD	078000H - 07FFFFH
14 32K-WORD	070000H - 077FFFH
13 32K-WORD	068000H - 06FFFFH
12 32K-WORD	060000H - 067FFFH
11 32K-WORD	058000H - 05FFFFH
10 32K-WORD	050000H - 057FFFH
9 32K-WORD	048000H - 04FFFFH
8 32K-WORD	040000H - 047FFFH
7 32K-WORD	038000H - 03FFFFH
6 32K-WORD	030000H - 037FFFH
5 32K-WORD	028000H - 02FFFFH
4 32K-WORD	020000H - 027FFFH
3 32K-WORD	018000H - 01FFFFH
2 32K-WORD	010000H - 017FFFH
1 32K-WORD	008000H - 00FFFFH
0 32K-WORD	000000H - 007FFFH

Figure 2. Memory Map (Top Parameter)

5

Table 2.	Identifier Codes and OTP Address for Read O	peration

		-		
	Code	Address [A <sub>20</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	000000H	00B0H	
Device Code	Top Parameter Device Code	000001H	00B4H	1
Block Lock Configuration Code	Block is Unlocked	Block		
	Block is Locked	Address + 2	$DQ_0 = 1$	2
	Block is not Locked-Down	Block	$DQ_1 = 0$	2
	Block is Locked-Down	Address + 2	$DQ_1 = 1$	2
OTP	OTP Lock	000080H	OTP-LK	3
	OTP	000081- 000088H	OTP	4

Top parameter device has its parameter blocks at the highest address.
 DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
 OTP-LK=OTP Block Lock configuration.
 OTP=OTP Block data.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DQ15-DQ2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 5. Das operation								
Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ <sub>0-15</sub>	
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	D <sub>OUT</sub>	
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	High Z	
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High Z	
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	High Z	
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 2	See Table 2	
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	See Appendix	
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	

Table 3. Bus Operation<sup>(1, 2)</sup>

NOTES:
1. See DC Characteristics for V<sub>IL</sub> or V<sub>IH</sub> voltages.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses.
3. RST# at GND±0.2V ensures the lowest power consumption.
4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when V<sub>CC</sub>=2.7V-3.6V.
5. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
6. Never hold OE# low and WE# low at the same timing.
7. Refer to Appendix of LH28F320BF series for more information about query code.

Table 4. Command Definitions <sup><math>(10)</math></sup>								
	Bus		First Bus Cycle			Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	Х	FFH			
Read Identifier Codes/OTP	≥2	4	Write	Х	90H	Read	IA or OA	ID or OD
Read Query	≥2	4	Write	Х	98H	Read	QA	QD
Read Status Register	2	11	Write	BA or WA	70H	Read	BA or WA	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5,8	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8	Write	BA or WA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8	Write	BA or WA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	8	Write	OA	СОН	Write	OA	OD

1. Bus operations are defined in Table 3.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cvcle.

X=Any valid address within the device.

IA=Identifier codes address (See Table 2).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

3. ID=Data read from identifier codes. (See Table 2).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 7 and Table 8 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, and the data within OTP block (See Table 2).

The Read Query command is available for reading CFI (Common Flash Interface) information.

- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is VIH.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F320BF series for details.

8. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted

- while the block erase operation is being suspended. 9. Following the Clear Block Lock Bit command, the selected block is unlocked regardless of lock-down configuration. 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 11. When the status register data is read, input the address to which the erase or program operation is executed.

		(2)		
State	DQ1 <sup>(1)</sup>	$DQ_0^{(1)}$	State Name	Erase/Program Allowed <sup>(2)</sup>
[00]	0	0	Unlocked	Yes
[01] <sup>(3)</sup>	0	1	Locked	No
[10]	1	0	Unlocked	Yes
[11]	1	1	Locked	No

Table 5. Functions of Block Lock<sup>(4)</sup> and Block Lock-Down

1.  $DQ_0=1$ : a block is locked;  $DQ_0=0$ : a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [01] regardless of the states before power-off or reset operation.

4. OTP (One Time Program) block has the lock function which is different from those described above.

Current State			Result after Lock Command Written (Next State)				
State	DQ <sub>1</sub>	DQ <sub>0</sub>	$DQ_0$ Set Lock <sup>(1)</sup> Clear Lock <sup>(1)</sup>		Set Lock-down <sup>(1)</sup>		
[00]	0	0	[01]	No Change <sup>(3)</sup>	[11] <sup>(2)</sup>		
[01]	0	1	No Change	[00]	[11]		
[10]	1	0	[11]	No Change	[11] <sup>(2)</sup>		
[11]	1	1	No Change	[10]	No Change		

Table 6. Block Locking State Transitions upon Command Write

NOTES:

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

<sup>1. &</sup>quot;Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	R	PBPSS	DPS	R
WSWIS         DESS         DEFCES         FBF0F3         R         FBF3S         DF           7         6         5         4         3         2         1					1	0	
ENHANCE SR.7 = WRITE 1 = Ready	= RESERVED F EMENTS (R) E STATE MACH		(WSMS)		NOT o determine bloc m or OTP progra	k erase, full cl	
1 = Block 0 = Block	K ERASE SUS Erase Suspende Erase in Progres	d ss/Completed	. ,	erase, (page	and SR.4 are "1" buffer) program, own bit, attem	set/clear bloc	ek lock bit, s
<ul> <li>SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)</li> <li>1 = Error in Block Erase or Full Chip Erase</li> <li>0 = Successful Block Erase or Full Chip Erase</li> <li>SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)</li> <li>1 = Error in (Page Buffer) Program or OTP Program</li> <li>0 = Successful (Page Buffer) Program or OTP Program</li> </ul>				bit. The WSM Erase, Full C Program con depending on set. Reading t the Read Ide lock bit status		block lock bit of ge Buffer) Pro- es. It inform eration, if the la figuration coor TP command	only after Bloc ogram or OT s the syster block lock bit les after writir indicates bloc
SR.3 = RESEI	RVED FOR FUT	ΓURE ENHAN	CEMENTS (R)		SR.3 and SR.0 a ked out when po		
STAT 1 = (Page)	E BUFFER) PRO US (PBPSS) Buffer) Program Buffer) Program	n Suspended					
1 = Erase	CE PROTECT S or Program Atte d Block, Operat ced	mpted on a					

		Table 8	8. Extended Sta	tus Register De	finition					
R	R	R	R	R R R F						
15	14	13	12	11	10	9	8			
SMS	R	R	R	R	R	R	R			
7	6	5	4	3 2 1 0						
7       6       5       4         XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)       1       1         XSR.7 = STATE MACHINE STATUS (SMS)       1       1         1 = Page Buffer Program available       0       = Page Buffer Program not available				NOTES: After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not. XSR.15-8 and XSR.6-0 are reserved for future use and						
XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)							extended status			

<ol> <li>Electrical Specifications</li> <li>Absolute Maximum Ratings<sup>*</sup></li> </ol>	*WARNING: Stre Maximur damage. beyond recomme
Operating Temperature During Read, Erase and Program $0^{\circ}$ C to +70°C <sup>(1)</sup>	the "Ope reliability
Storage Temperature During under Bias10°C to +80°C During non Bias65°C to +125°C	NOTES: 1. Operating temp product defined 2. All specified Minimum DC and -0.2V on V
Voltage On Any Pin (except $V_{CC}$ )0.5V to $V_{CC}$ +0.5V <sup>(2)</sup>	may undershoo DC voltage on during transitio periods <20ns. 3. Output shorted
V <sub>CC</sub> Supply Voltage0.2V to +3.9V <sup>(2)</sup> Output Short Circuit Current	than one output

- \**WARNING:* Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
- 1. Operating temperature is for commercial temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$ +2.0V for periods <20ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

## 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	0	+25	+70	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
Main Block Erase Cycling		100,000			Cycles	
Parameter Block Erase Cycling		100,000			Cycles	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		6	8	pF
RST# Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		24	30	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0.0V		10	12	pF


#### 1.2.1 Capacitance<sup>(1)</sup> ( $T_A$ =+25°C, f=1MHz)

NOTE:

1. Sampled, not 100% tested.

## 1.2.2 AC Input/Output Test Conditions








Figure 5. Transient Equivalent Testing Load Circuit

Table 9. Configuration Capacitance Loading Value

Test Configuration	C <sub>L</sub> (pF)
V <sub>CC</sub> =2.7V-3.6V	50

#### 1.2.3 DC Characteristics

		V <sub>CC</sub> =2	2.7V-3.6V	/			
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current	1	-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Current	1	-1.0		+1.0	μΑ	V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		6	25	μΑ	$V_{CC}=V_{CC}Max.,$ CE#=RST#= $V_{CC}\pm 0.2V$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Curren	t 1,4		4	20	μA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-Down Current	1		4	20	μΑ	RST#=GND±0.2V
т	Average V <sub>CC</sub> Read Current Normal Mode	1		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> ,
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current 8 Word Read Page Mode	1		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
I <sub>CCW</sub>	V <sub>CC</sub> (Page Buffer) Program Current	1,5		20	60	mA	
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase, Full Chip Erase Current	1,5		10	30	mA	
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) Program or Block Erase Suspend Current	1,2		15	210	μΑ	CE#=V <sub>IH</sub>
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	2.4		V <sub>CC</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	5			0.2	V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OL</sub> =100µA
V <sub>OH</sub>	Output High Voltage	5	V <sub>CC</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OH</sub> =-100µA
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage	3	1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V and  $T_A$ =+25°C unless  $V_{CC}$  is specified.

2.  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of  $I_{CCWS}$  and  $I_{CCR}$ .

3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when V<sub>CC</sub>≤V<sub>LKO</sub>, and not guaranteed outside the specified voltage.

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVQV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.


# 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>


$V_{CC}=2.7V-3.6V, T_{A}=0^{\circ}C \text{ to }+70^{\circ}C$	
--	--

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		80		ns
t <sub>AVQV</sub>	Address to Output Delay			80	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		80	ns
t <sub>APA</sub>	Page Address Access Time			35	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
 Sampled, not 100% tested.
 OE# may be delayed up to t<sub>ELQV</sub> — t<sub>GLQV</sub> after the falling edge of CE# without impact to t<sub>ELQV</sub>.





## 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

$V_{CC}=2.7V-3.6V, T_{A}=0^{\circ}C$	$C$ to $+70^{\circ}C$
--------------------------------------	-----------------------

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		80		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	CE# (WE#) Setup to WE# (CE#) Going Low	4	0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	60		ns
$t_{\rm DVWH}  (t_{\rm DVEH})$	Data Setup to WE# (CE#) Going High	7	40		ns
$t_{\rm AVWH}  (t_{\rm AVEH})$	Address Setup to WE# (CE#) Going High	7	50		ns
$t_{\rm WHEH} \left( t_{\rm EHWH}  ight)$	CE# (WE#) Hold from WE# (CE#) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (CE#) High		0		ns
$t_{\rm WHAX}(t_{\rm EHAX})$	Address Hold from WE# (CE#) High		0		ns
$t_{\rm WHWL} \left( t_{\rm EHEL} \right)$	WE# (CE#) Pulse Width High	5	30		ns
$t_{\rm WHGL}$ ( $t_{\rm EHGL}$ )	Write Recovery before Read		30		ns
$t_{\rm WHR0} \left( t_{\rm EHR0} \right)$	WE# (CE#) High to SR.7 Going "0"	3, 6		$t_{AVQV}^+$ 50	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.


4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, t<sub>WP</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>WLEH</sub>=t<sub>ELWH</sub>.

5. Write pulse width high  $(t_{WPH})$  is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence,  $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$ .

6.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command= $t_{AVQV}$ +100ns.

7. Refer to Table 4 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.





Parameter	Notes	Min.	Max.	Unit
RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3100		ns		
RST# Low to Reset during Erase or Program	during Erase or Program 1, 3, 4 22 µs		μs	
VPH V <sub>CC</sub> 2.7V to RST# High		100		ns
V <sub>CC</sub> 2.7V to Output Delay	3 1 ms			
	RST# Low to Reset during Read (RST# should be low during power-up.) RST# Low to Reset during Erase or Program V <sub>CC</sub> 2.7V to RST# High	RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3RST# Low to Reset during Erase or Program1, 3, 4V <sub>CC</sub> 2.7V to RST# High1, 3, 5	RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3100RST# Low to Reset during Erase or Program1, 3, 4V <sub>CC</sub> 2.7V to RST# High1, 3, 5100	RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3100RST# Low to Reset during Erase or Program1, 3, 422V <sub>CC</sub> 2.7V to RST# High1, 3, 5100

1. A reset time, t<sub>PHQV</sub>, is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t<sub>PHQV</sub>.

2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.

## 1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance<sup>(3)</sup>

Symbol	Parameter	Notes	Page Buffer Command is Used or not Used	Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
two	4K-Word Parameter Block		Not Used		0.05	0.3	s
t <sub>WPB</sub>	rogram Time	2	Used		0.03	0.12	s
+	32K-Word Main Block	2	Not Used		0.38	2.4	s
t <sub>WMB</sub>	Program Time	2	Used		0.24	1.0	s
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200	μs
t <sub>EHQV1</sub>	word Frogram Time	2	Used		7	100	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2	Not Used		36	400	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4	S
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5	S
	Full Chip Erase Time	2			40	350	s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs

 $V_{CC}$ =2.7V-3.6V,  $T_A$ =0°C to +70°C

NOTES:

1. Typical values measured at  $V_{CC}$ =3.0V and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.

## 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F320BF series Appendix


NOTE:


1. International customers should contact their local SHARP or distribution sales offices.

## A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.





For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

## A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time		0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

## A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.