

**PGA100**

PGA100

3

INSTRUMENTATION AMPLIFIERS

## Digitally-Controlled Programmable Gain/Multiplexed Input OPERATIONAL AMPLIFIER

### FEATURES

- HIGH GAIN ACCURACY,  $\pm 0.02\%$ , max (B grade)
- LOW NONLINEARITY,  $\pm 0.005\%$ , max (B grade)
- FAST SETTLING,  $5\mu\text{sec}$  to  $0.01\%$
- LOW CHANNEL-TO-CHANNEL CROSSTALK,  $\pm 0.003\%$
- INPUT PROTECTION,  $\pm 20\text{V}$ , max above  $\pm V_{CC}$
- 8 ANALOG INPUT CHANNELS WITH HIGH  $Z_{IN}$ ,  $10^{11}\Omega$
- 8 BINARY GAINS 1, 2, 4, 8, 16, 32, 64, 128 (V/V)
- FULLY MICROPROCESSOR-COMPATIBLE

### DESCRIPTION

The PGA100 is a precision, digitally-programmable-gain multiplexed-input amplifier. The user can select any one of eight analog input channels simultaneously with any one of eight noninverting binarily weighted gain steps from 1 to 128 (V/V). The digital gain and channel select are latchable for microprocessor interface. Also, the fast  $5\mu\text{sec}$  settling time is ideal for rapid channel scanning in data acquisition systems.

Precision laser-trimming of both offset voltage and


### APPLICATIONS

- DATA ACQUISITION SYSTEM AMPLIFIER
- SOFTWARE ERROR CORRECTION
- AUTO-ZEROING CAPABILITY
- DIGITALLY-CONTROLLED AUTORANGING SYSTEM
- TEST EQUIPMENT
- REMOTE INSTRUMENTATION SYSTEM
- SYSTEM DYNAMIC RANGE AND RESOLUTION IMPROVEMENT

gain accuracy, with good temperature tracking of feedback resistor ratios, permits direct use without adjustments. However, hardware or software correction of errors is readily achievable.

In addition, gain scaling to gains other than 1 to 128 V/V can easily be accomplished.

Microcircuit construction and the use of laser-trimmed thin-film feedback resistors achieve high accuracy, small size, and low cost not obtained with discrete designs.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-8491

PDS-457B

# SPECIFICATIONS

## ELECTRICAL

Specifications at  $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ ,  $V_{DD} = +5\text{VDC}$  unless otherwise noted.

PARAMETER	CONDITIONS	PGA100AG			PGA100BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
GAIN, G								
Inaccuracy <sup>(1)</sup> vs Temperature <sup>(2)</sup> vs Time	G = 1 to 128, I <sub>O</sub> = 1mA -25°C ≤ T <sub>A</sub> ≤ +85°C		±0.01 ±5 ±0.001	±0.05 ±10		±0.005 *	±0.02 *	% ppm/°C %/1000 hrs.
Nonlinearity <sup>(3)</sup> vs Temperature <sup>(2)</sup> vs Time	G = 1 to 128, I <sub>O</sub> = 1mA -25°C ≤ T <sub>A</sub> ≤ +85°C		±0.004 ±2 ±0.001	±0.01 ±5		±0.002 *	±0.005 *	% of FS ppm/°C %/1000 hrs.
Warm-up Time		1			*			min
RATED OUTPUT								
Voltage	I <sub>O</sub> = ±2mA	±10			*			V
Current	V <sub>O</sub> = ±10V	±2			*			mA
Output Resistance	G ≤ 128		0.05			*		Ω
Short Circuit Current			±15			*		mA
Capacitive Load Range	Phase Margin ≥ 25°		1000			*		pF
INPUT OFFSET VOLTAGE								
Initial vs Temperature vs Supply Voltage vs Time	T <sub>A</sub> = +25°C -25°C ≤ T <sub>A</sub> ≤ +85°C ±8VDC ≤  V <sub>CC</sub>   ≤ ±18VDC		±0.1 ±6 ±10 ±15	±1		±0.05 *	±0.5 *	mV μV/°C μV/V μV/mo.
INPUT BIAS CURRENT								
Initial "OFF" Channel "ON" Channel vs Temperature	T <sub>A</sub> = +25°C		±10 ±0.1 Note 4			*	±1	pA nA
INPUT DIFFERENCE CURRENT, BETWEEN CHANNELS								
Initial "OFF" Channel "ON" Channel vs Temperature	T <sub>A</sub> = +25°C		±20 ±0.2 Note 4			*	±2	pA nA
ANALOG INPUT CHARACTERISTICS								
Absolute Max Voltage	No damage			±( V <sub>CC</sub>  +20)	*			V
Input Voltage Range	Linear operation	±10			*			V
Input Impedance								
"OFF" Channel			10 <sup>12</sup>    5			*		Ω    pF
"ON" Channel			10 <sup>11</sup>    25			*		Ω    pF
INPUT NOISE								
Voltage Noise Density	f <sub>0</sub> = 1Hz f <sub>0</sub> = 10Hz f <sub>0</sub> = 100Hz f <sub>0</sub> = 1kHz f <sub>0</sub> = 10kHz f <sub>0</sub> = 100kHz		200 60 25 18 18 18			*		nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Voltage Noise	f <sub>B</sub> = 0.1Hz to 10Hz		2.6			*		μV, p-p
Current Noise Density	f <sub>0</sub> = 0.1Hz thru 8kHz		6			*		fA/√Hz
Current Noise	f <sub>B</sub> = 0.1Hz to 10Hz		115			*		fA, p-p
DYNAMIC RESPONSE								
Gain Bandwidth Product			5			*		MHz
Full Power Bandwidth	G = 1, V <sub>O</sub> = 20V, p-p, R <sub>L</sub> = 5kΩ		220		80	*		kHz
Slew Rate	G = 1, V <sub>O</sub> = ±10V, R <sub>L</sub> = 5kΩ		14		5	*		V/μsec
Settling Time <sup>(5)</sup> ε = 1% ε = 0.1% ε = 0.01%	G = 1, V <sub>O</sub> = ±10V, R <sub>L</sub> = 5kΩ		2.5 3 5			*		μsec μsec μsec
Rise Time	10% to 90%, small signal		70			*		nsec
Phase Margin	G = 1, R <sub>L</sub> = 5kΩ		60			*		Degrees
Overload Recovery <sup>(6)</sup>	G = 1, 50% overdrive		2			*		μsec
Crosstalk, RTI <sup>(5)(7)</sup>	20V, p-p, 1kHz sine, R <sub>S</sub> = 1kΩ on all OFF channels		±0.003			*		%
DIGITAL INPUT <sup>(8)</sup>								
Input "Low" Threshold, V <sub>IL</sub>				0.8	*			V
Input "High" Threshold, V <sub>IH</sub>		2.0			*			V
f <sub>max</sub> , Maximum Clock Frequency		30			*			MHz
t <sub>WL</sub> , Clock Pulse Width (Low)	Figure 1	20			*			nsec
t <sub>s1</sub> , Setup Time (Data to CP)	Figure 1	20			*			nsec
t <sub>h1</sub> , Hold Time (Data to CP)	Figure 1	5			*			nsec
t <sub>s2</sub> , Setup Time (CE to CP)	Figure 1	25			*			nsec
t <sub>h2</sub> , Hold Time (CE to CP)	Figure 1	5			*			nsec

## ELECTRICAL (CONT)

ELECTRICAL (CONT)								
PARAMETER	CONDITIONS	PGA100AG			PGA100BG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
ANALOG SUPPLY								
Rated Voltage	Derated performance	±8	±15	±18	*	*	*	VDC
Voltage Range			+20	+27		-15	+20	V
Positive Quiescent Current			-10	-16		-7.5	-12	mA
Negative Quiescent Current								mA
DIGITAL SUPPLY								
Rated Voltage	VDD = +5.25V	+4.75	+5	+5.25	*	*	*	VDC
Voltage Range			15	27		*	*	V
Quiescent Current						*	*	mA
TEMPERATURE RANGE								
Specification	Derated performance	-25		-85	*	*	*	°C
Operating		-55		-125	*	*	*	°C
Storage		-55		-125	*	*	*	°C

\*Specifications same as PGA100AG


### NOTES:

1. Inaccuracy is the percent error between the actual and ideal gain selected. It may be externally adjusted to zero.
2. Parameter is untested and is not guaranteed. This specification is established to a 90% confidence level.
3. Nonlinearity is the maximum peak deviation from a "best straight line" (curve fitting on input-output graph) expressed as a percent of the full scale peak-to-peak output. Gain constant, V<sub>OUT</sub> ranges from -10V to +10V.
4. Doubles approximately every 10°C.
5. See Typical Performance Curves.
6. Time required for the output to return from saturation to linear operation following the removal of an input overdrive signal.
7. Crosstalk is the amount of signal feedthrough from all OFF channels that appears at the output of the input multiplexer. It is expressed as a percent of the signal applied to all OFF channels.
8. All digital inputs are one 74LSTTL load.

## ABSOLUTE MAXIMUM RATINGS


Analog Supply	±18V
Digital Supply	+7V
Input Voltage Range, Analog	±(V <sub>CC</sub> ) +20V
Input Voltage Range, Digital	+7V
Storage Temperature Range	-55°C to +125°C
Lead Temperature (soldering 10 seconds)	300°C
Output Short-circuit Duration	Continuous to ground
Junction Temperature	175°C

## PIN DESIGNATIONS



\*Connected internally. Use pin 20 as the primary analog common.

## MECHANICAL



CASE: Black Ceramic  
 MATING CONNECTOR: 245MC  
 PIN: Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).  
 WEIGHT: 6.3 grams (0.225 oz.)  
 HERMETICITY: Conform to method 1014 Condition C Step 1 (fluorocarbon) of MIL-STD-883 (gross leak).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.310	1.360	33.27	34.54
B	.770	.810	19.56	20.57
C	.150	.210	3.81	5.33
D	.018	.021	0.46	0.53
E	.035	.050	0.89	1.27
F	100 BASIC		2.54 BASIC	
H	.110	.130	2.79	3.30
K	.150	.250	3.81	6.35
L	600 BASIC		15.24 BASIC	
N	.002	.010	0.05	0.25
R	.085	.105	2.16	2.67


## ORDERING INFORMATION













Model	Package	Temperature Range
PGA100AG	Ceramic	-25°C to +85°C
PGA100BG	Ceramic	-25°C to +85°C
<b>BURN-IN SCREENING OPTION</b>		
See text for details.		
Model	Package	Burn-In Temp. (160h) <sup>(1)</sup>
PGA100AG-BI	Ceramic	+125°C
PGA100BG-BI	Ceramic	+125°C

NOTE: (1) Or equivalent combination. See text.

# TYPICAL PERFORMANCE CURVES

( $T_A = +25^\circ\text{C}$ ,  $\pm V_{CC} = 15\text{VDC}$ ,  $V_{DD} = +5\text{VDC}$ , unless otherwise noted.)





## BURN-IN SCREENING

Burn-in screening is an option available for the PGA100. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: +85°C

Ceramic "-BI" models: +125°C

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

## DISCUSSION OF PERFORMANCE

The PGA100 is a self-contained programmable-gain amplifier whose gain can be changed in 8 binary weighted steps from 1 to 128 or as scaled externally through the gain scale/adjust pin. The gain control is accomplished by the gain switch (break-before-make) whose position is determined by the 3-bit TTL address,  $A_3$ ,  $A_4$ , and  $A_5$ . When selected, 1 of 8 positions connects the thin-film resistor network to the feedback loop of the op amp. This establishes the desired gain. (See Installation and Operating Instructions for gain scaling.)

Similarly, the 8 analog input channels are switched by the input multiplexer (break-before-make) whose position is determined by the 3-bit TTL address,  $A_0$ ,  $A_1$ , and  $A_2$ . Gain and channel selection appear in Table I. 64-channel gain combinations are possible.

The digital inputs are latched by the positive transition of the clock pulse, pin 18, when the clock enable, pin 19, is low. The relative set up and holding times specified in the Electrical Specifications are shown in Figure 1. The internal latch is similar to the industry standard 74LS378. Figure 2 shows a timing diagram for selected addresses indicating: the enable function, changing channel and

TABLE I. Gain and Channel Select Truth Table.

GAIN SELECT			GAIN	CHANNEL SELECT			CHANNEL
$A_5$	$A_4$	$A_3$		$A_2$	$A_1$	$A_0$	
0	0	0	1	0	0	0	IN0
0	0	1	2	0	0	1	IN1
0	1	0	4	0	1	0	IN2
0	1	1	8	0	1	1	IN3
1	0	0	16	1	0	0	IN4
1	0	1	32	1	0	1	IN5
1	1	0	64	1	1	0	IN6
1	1	1	128	1	1	1	IN7




FIGURE 1. Data Address and Clock Enable Setup and Hold Times.

gain, changing channel constant gain, and constant channel changing gain.




FIGURE 2. Timing Diagram for Selected Addresses.

## INSTALLATION AND OPERATING INSTRUCTIONS

### POWER SUPPLY AND SIGNAL CONNECTIONS




FIGURE 3. Basic Power Supply, Ground, and Signal Connections.

Figure 3 shows the proper analog and digital power supply connections. The supplies should be decoupled with 1μF tantalum and 1000pF ceramic capacitors as close to the amplifier as possible. To avoid gain errors connect grounds as indicated being sure to minimize ground resistance. Note that a resistance of greater than



ratio is independent of gain. Unused input channels should be grounded in order to reduce crosstalk and extraneous noise pickup. (See Performance Curves.)

## SETTLING TIME

Settling time is the time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is a very important consideration since this will be the limiting parameter in determining the maximum channel scanning or throughput rate. The PGA100 specification includes the effects of both the multiplexer and amplifier. Note that settling time increases with increasing source resistance and gain. Minimum settling time is achieved by choosing a low source resistance, for example,  $R_s \leq 10k\Omega$  and gains  $\leq 16$ . (See Performance Curves.)

## INPUT OVERVOLTAGE PROTECTION

The PGA100 provides input overvoltage protection of 20V in excess of either power supply voltage expressed as  $\pm(V_{CC} + 20)$ . This is achieved in the dielectrically isolated analog multiplexer which will withstand overvoltage even when the power supplies are off. As a consequence the PGA100 is protected against high input levels and brief transient spikes of up to several hundred volts that can result from signals originating from outside the system. (See Performance Curves.)

## TYPICAL APPLICATIONS

The PGA100 is ideal for a variety of applications, especially where low channel-to-channel crosstalk is required. In many applications the PGA100 will not require trimming of offset and gain errors. However, these can be minimized utilizing hardware or software error correction techniques. Figures 6 and 7 show

applications of the PGA100 separately and in a data acquisition system.

Figure 7 shows a Data Acquisition System. In this system the PGA100 allows the user to deal with signals of wide dynamic range while maintaining high system resolution. For example: When used with a 12-bit A/D converter in a "floating point" system, the  $2^7$  gain range of the PGA100 plus the  $2^{12}$  range of the converter produces a total system resolution of  $2^{19}$  (524,000 to 1).

Also the user can modify and reprogram gain values for different analog input channels merely by changing the software computer program. Since different dedicated amplifiers are not required for various input channels, the PGA100 also saves space and overall system costs. Software correction virtually eliminates system offset and gain errors over both time and temperature.




FIGURE 6. Digitally Selectable Function Amplifier.




FIGURE 7. Use of PGA100 in a Data Acquisition System with Software Auto-zero and Gain Calibration.