



512MB - 64Mx64, SDRAM UNBUFFERED

FEATURES

- Burst Mode Operation
- Auto and Self Refresh capability
- LVTTTL compatible inputs and outputs
- Serial Presence Detect with EEPROM
- Fully synchronous: All signals are registered on the positive edge of the system clock
- Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
- 3.3V $\pm$ 0.3V Power Supply
- 168 Pin DIMM JEDEC

DESCRIPTION

The WED3DG6466V is a 64Mx64 synchronous DRAM module which consists of eight 64Mx8 SDRAM components in TSOP II package and one 2K EEPROM in an 8 Pin TSSOP package for Serial Presence Detect which are mounted on a 168 Pin DIMM multilayer FR4 Substrate.

* This datasheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V _{SS}	29	DQM1	57	DQ18	85	V _{SS}	113	DQM5	141	DQ50
2	DQ0	30	CS0#	58	DQ19	86	DQ32	114	*CS1#	142	DQ51
3	DQ1	31	DNU	59	V _{DD}	87	DQ33	115	RAS#	143	V _{DD}
4	DQ2	32	V _{SS}	60	DQ20	88	DQ34	116	V _{SS}	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	V _{DD}	34	A2	62	*VREF	90	NC	118	A3	146	*VREF
7	DQ4	35	A4	63	*CKE1	91	DQ36	119	A5	147	DNU
8	DQ5	36	A6	64	V _{SS}	92	DQ37	120	A7	148	V _{SS}
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10/AP	66	DQ22	94	DQ39	122	BA0	150	DQ54
11	DQ8	39	BA1	67	DQ23	95	DQ40	123	A11	151	DQ55
12	V _{SS}	40	V _{DD}	68	V _{SS}	96	V _{SS}	124	V _{DD}	152	V _{SS}
13	DQ9	41	V _{DD}	69	DQ24	97	DQ41	125	*CK1	153	DQ56
14	DQ10	42	CK0	70	DQ25	98	DQ42	126	A12	154	DQ57
15	DQ11	43	V _{SS}	71	DQ26	99	DQ43	127	V _{SS}	155	DQ58
16	DQ12	44	DNU	72	DQ27	100	DQ44	128	CKE0	156	DQ59
17	DQ13	45	CS2#	73	V _{DD}	101	DQ45	129	CS3#	157	V _{DD}
18	V _{DD}	46	DQM2	74	DQ28	102	V _{DD}	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	DNU	76	DQ30	104	DQ47	132	*A13	160	DQ62
21	*CBO	49	V _{DD}	77	DQ31	105	*CB4	133	V _{DD}	161	DQ63
22	*CB1	50	NC	78	V _{SS}	106	*CB5	134	NC	162	V _{SS}
23	V _{SS}	51	NC	79	CK2	107	V _{SS}	135	NC	163	*CK3
24	NC	52	*CB2	80	NC	108	NC	136	*CB6	164	NC
25	NC	53	*CB3	81	***WP	109	NC	137	*CB7	165	**SA0
26	V _{DD}	54	V _{SS}	82	**SDA	110	V _{DD}	138	V _{SS}	166	**SA1
27	WE#	55	DQ16	83	**SCL	111	CAS#	139	DQ48	167	**SA2
28	DQM0	56	DQ17	84	V _{DD}	112	DQM4	140	DQ49	168	V _{DD}

PIN NAMES

A0 – A12	Address input (Multiplexed)
BA0-1	Select Bank
DQ0-63	Data Input/Output
CBO-7	Check bit (Data-in/Data-out)
CK0,CK2	Clock input
CKE0#	Clock Enable input
CS0# - CS2#	Chip select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-7	DQM
V _{DD}	Power Supply (3.3V)
V _{SS}	Ground
SDA	Serial data I/O
SCL	Serial clock
DNU	Do not use
NC	No Connect
WP	Write Protect


* These pins are not used in this module.

** These pins should be NC in the system which does not support SPD.

*** WP available on the WED3DG6364V-D2 only



FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Units
Voltage on any pin relative to V_{SS}	V_{IN} , V_{OUT}	-1.0 ~ 4.6	V
Voltage on V_{DD} supply relative to V_{SS}	V_{DD} , V_{DDQ}	-1.0 ~ 4.6	V
Storage Temperature	T_{STG}	-55 ~ +150	°C
Power Dissipation	P_D	8	W
Short Circuit Current	I_{OS}	50	mA

Note:

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(Voltage Referenced to: $V_{SS} = 0V$, $T_A = 0^{\circ}C \leq +70^{\circ}C$)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{DD}	3.0	3.3	3.6	V	
Input High Voltage	V_{IH}	2.0	3.0	$V_{DDQ}+0.3$	V	1
Input Low Voltage	V_{IL}	-0.3	—	0.8	V	2
Output High Voltage	V_{OH}	2.4	—	—	V	$I_{OH} = -2mA$
Output Low Voltage	V_{OL}	—	—	0.4	V	$I_{OL} = -2mA$
Input Leakage Current	I_{LI}	-10	—	10	μA	3

Note:

1. V_{IH} (max)= 5.6V AC. The overshoot voltage duration is $\leq 3ns$.
2. V_{IL} (min)= -2.0V AC. The undershoot voltage duration is $\leq 3ns$.
3. Any input $0V \leq V_{IN} \leq V_{DDQ}$
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE

($T_A = 23^{\circ}C$, $f = 1MHz$, $V_{DD} = 3.3V$, $V_{REF} = 1.4V \pm 200mV$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0-A12)	C_{IN1}	-	40	pF
Input Capacitance (RAS#,CAS#,WE#)	C_{IN2}	-	40	pF
Input Capacitance (CKE0)	C_{IN3}	-	40	pF
Input Capacitance (CK0)	C_{IN4}	-	30	pF
Input Capacitance (CS0#,CS2#)	C_{IN5}	-	25	pF
Input Capacitance (DQM0-DQM7)	C_{IN6}	-	10	pF
Input Capacitance (BA0-BA1)	C_{IN7}	-	40	pF
Data input/output capacitance (DQ0-DQ63)	C_{OUT}	-	10	pF



OPERATING CURRENT CHARACTERISTICS

($V_{CC} = 3.3V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$)

Parameter	Symbol	Conditions	Version		Units	Note
			133	100		
Operating Current (One bank active)	I _{CC1}	Burst Length = 1 t _{RC} ≥ t _{RC} (min) I _{OL} = 0mA	1,600	1,440	mA	1
Precharge Standby Current in Power Down Mode	I _{CC2P}	CKE ≤ V _{IL} (max), t _{CC} = 10ns	50		mA	
	I _{CC2PS}	CKE & CK ≤ V _{IL} (max), t _{CC} = ∞	45			
Precharge Standby Current in Power Down Mode	I _{CC2N}	CKE ≥ V _{IH} (min), CS ≥ V _{IH} (min), t _{CC} = 10ns Input signals are charged one time during 20ns	240		mA	
	I _{CC2NS}	CKE ≥ V _{IH} (min), CK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable	100			
Active standby current in power-down mode	I _{CC3P}	CKE ≥ V _{IL} (max), t _{CC} = 10ns	100		mA	
	I _{CC3PS}	CKE & CK ≤ V _{IL} (max), t _{CC} = ∞	70			
Active standby current in non power-down mode	I _{CC3N}	CKE ≥ V _{IH} (min), CS ≥ V _{IH} (min), t _{CC} = 10ns Input signals are charged one time during 20ns	400		mA	
	I _{CC3NS}	CKE ≥ V _{IH} (min), CK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable	280			
Operating current (Burst mode)	I _{CC4}	I _O = mA Page burst 4 Banks activated t _{CCD} = 2CLK	1,600	1,360	mA	1
Refresh current	I _{CC5}	t _{RC} ≥ t _{RC} (min)	2,640	2,480	mA	2
Self refresh current	I _{CC6}	CKE ≤ 0.2V	60		mA	

Notes:

1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noticed, input swing level is CMOS ($V_{IH}/V_{IL} = V_{DD}/V_{SSQ}$)

**ORDERING INFORMATION**

Part Number	Speed	CAS Latency
WED3DG6466V10D2	100MHz	CL=2
WED3DG6466V7D2	133MHz	CL=2
WED3DG6466V75D2	133MHz	CL=3


Note:
Modules are available in industrial temperature - 40°C to 85°C.

Part Number	Speed	CAS Latency
WED3DG6366V10D2	100MHz	CL=2
WED3DG6366V7D2	133MHz	CL=2
WED3DG6366V75D2	133MHz	CL=3

Note:
WP (write protect) is available on pin 81.

PACKAGE DIMENSIONS

All dimensions are in inches





Revision	Date	Requested by	Details
A	4-10-02	Paul Marien	Created
B	5-51-02	Paul Marien	Correct Mechanical Drawing
0	8-19-02	Paul Marien	Change from Advanced to Final Datasheet