
	T								EATS	IONS			т—-			·	T			
LTR					D	ESC	RIPTI	ON					DATE (YR-MO-DA)			1)	APPROVED			
A	tab inp clo 7,	le I ut v ckin	foo olta g pa ng d	d document to new boilerplate footnotes; corrected table I, ltage maximum value; added for parameters; corrected figures diagrams; editorial changes at.						, and ootnotes 3	alog ote t	:0		92-	12-0	7	M.	L. P	oelk	ing
REV																				
SHEET	A	A	A																	
SHEET REV	A 15	A 16	A 17	A 18	A 19	A 20	A 21	A 22												
SHEET REV SHEET	15				19	<del>                                     </del>	+	<del>                                     </del>	A	A	A	A	A	A	A	A	A	A	A	A
	15 US			18 RE	19	<del>                                     </del>	21	22	A 3	A 4	A 5	A 6	A 7	A 8	A 9	A 10	A 11	A 12	A 13	A 14
SHEET REV SHEET REV STAT OF SHEET	15 TUS TS			18 RE'SHI	19 V	20 Y	21 A	22 A	<del> </del>	4	<del> </del>	6 SE EL	7 ECTR	8 ONIC	9 S SU	10	11	12		$\vdash$
SHEET REV SHEET REV STAT OF SHEET PMIC N/A STANI	15 PUS PS	16	17	18  REY SHI PREPATIM H	19 V EET	20 Y	21 A	22 A	<del> </del>	4 D1	5 EFENS	6 SE EL D	7 ECTR	8 CONIC ON, O	9 S SU OHIO	10 PPLY 454	11 CEN:	12		$\vdash$
SHEET  REV SHEET  REV STAT OF SHEET  PMIC N/A  STANI MII DR  THIS DRAWI FOR USE BY	DARDI LITAF AWIN	16  EZED RY G	17	18 REY SHI PREPATION H	19 V EET ARED B' 1. Noh	20 Y	21 A	22 A	<del> </del>	4 DI MIC	5 EFENS CROCC	6 SE EL DIRCU	FECTRATTO	8 CONICON, O	9 9 S SUPHIO	10 PPLY 4544 8-BJ	11 CEN'44	12 TER	13	$\vdash$
SHEET  REV SHEET  REV STAT OF SHEET  PMIC N/A  STANI MII DR	DARDI LITAR ANIN	16  IZED  RY  G  VAILABE PARTMENT THE	17	18 REY SHI PREPATIM H CHECKTIM H APPRODON M	TARED BY ARED BY 1. Noh OVED BY 1. Cool	20 Y	A 1	22 A	<del> </del>	MIC MIC EPR	EROCEROCE	6  SE EL D  IRCU  ONTR  MON	FECTROAYTO	SONICON, O	9 9 S SUPHIO	10 PPLY 454	CENTA44	12 FER	13	$\vdash$
SHEET  REV SHEET  REV STAT OF SHEET  PMIC N/A  STANI MII DR  THIS DRAWI FOR USE BY AND AGE	DARDI LITAF AWING IS A ALL DEI NCIES O NT OF D	16  IZED  RY  G  VAILABE PARTMENT THE	17	18 REY SHI PREPATIM H CHECK TIM H APPRODON M DRAWI	TARED BY ARED BY 1. Noh OVED BY 1. Cool	20 Y Y L PROVAL 1-09-1	A 1	22 A	<del> </del>	4 DI MIC	EROCEROCE	6  SE EL DIRCU ONTR MON CAGE	FECTRATTO	CMC ER W	9 9 S SUPHIO	10 PPLY 454	CENTA44	12 TER	13	$\vdash$

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E696-92

#### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	87c752	CMOS, 8-bit microcontroller with A/D, PWM, 2K EPROM
02	870752-16	memory (3.5-12 MHz). CMOS, 8-bit microcontroller with A/D, PWM, 2K EPROM
03	87c752	memory (3.5–16 MHz). CMOS, 8-bit microcontroller with A/D, PWM, 2K one
04	87¢752-16	time programming EPROM memory $(3.5-12 \text{ MHz})$ . CMOS, 8-bit microcontroller with A/D, PWM, 2K one time programming EPROM memory $(3.5-16 \text{ MHz})$ .

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device c	lass
----------	------

# Device requirements documentation

M Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

B or S Certification and qualification to MIL-M-38510

Q or V Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GDIP1-T28 or CDIP2-T28	28	Dual-in-line 1/

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is preference.

1/ For device types 01 and 02, lid shall be transparent to permit ultraviolet light erasure.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

			···
1.3 <u>Absolute maximum ratings</u> . <u>1</u> /			
Supply voltage V <sub>CC</sub> to V <sub>SS</sub> range Voltage (any pin) to V <sub>SS</sub> range Storage temperature range Maximum power dissipation (P <sub>D</sub> ) Lead temperature (soldering, 5 seconds)	-65°C 1 1.0 W +300°C	dc to +6.5 V dc dc to V <sub>CC</sub> + 0.5 V dc to +150°C	
Thermal resistance, junction-to-case $(\Theta_{JC})$	See MI	STD-1835	
1.4 Recommended operating conditions.			
Supply voltage (V <sub>CC</sub> )	0.3 V <sub>C</sub> 0.7 V <sub>C</sub> 0.2 V <sub>C</sub> 0.7 V <sub>C</sub> -55°C	- 0.25 V dc	
1.5 <u>Digital logic testing for device classes Q and V</u> .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	XX per	cent <u>2</u> /	
2. APPLICABLE DOCUMENTS			
2.1 Government specifications, standards, bulletin, and specifications, standards, bulletin, and handbook of the is of Specifications and Standards specified in the solicitat herein.	ssue listed in tl	nat issue of the Departmen	nt of Defense Index
SPECIFICATIONS			
MILITARY MIL-M-38510 - Microcircuits, General Specification MIL-I-38535 - Integrated Circuits, Manufacturing,		cation for.	
STANDARDS			
MILITARY  MIL-STD-480 - Configuration Control-Engineering Cl  MIL-STD-883 - Test Methods and Procedures for Mic MIL-STD-1835 - Microcircuit Case Outlines.		ns <b>and Wa</b> ivers.	
BULLETIN			
MILITARY MIL-BUL-103 - List of Standardized Military Drawin	ngs (SMD's).		
HANDBOOK			
MILITARY MIL-HDBK-780 - Standardized Military Drawings.			
(Copies of the specifications, standards, bulletin, and is specific acquisition functions should be obtained from the activity.)	handbook required contracting act	d by manufacturers in conr ivity or as directed by th	nection with ne contracting
1/ Stresses above the absolute maximum rating may cause portion at the maximum levels may degrade portion 2/ Values will be added when they become available from the stress of the stre	erformance and a	ffect reliability.	
STANDARDIZED MILITARY DRAWING	SIZE A		5962-91577
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
  - 3.2.4 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 sl. 11 be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

1-55°C ≤ T ≤ 125°C   3ub-groups   3ub-gro	:	p A  Device	Limits		   Unit
Ports 1, 3, 0.3, and   0.4 (PM disabled)   1,2,3	type		Min	     Max	   
Port 0.2 Ports 0.0 and 0.1 (1°C) - Drivers output low voltage Output high voltage Ports 1, 3, 0.3 and 0.4 (PWM disabled)  Output high voltage Port 0.4 (PWM disabled)  Uogic 0 input current, ports 1, 3, 0.3, and 0.4 (PWM disabled)  IIL VIN = 0.45 V, VCC = 5.5 V  Input leakage current, port 0.0, 0.1, and 0.2.  IIL VIN = 0.45 V VI	ALL	,3   ALL		0.45	     <b>v</b>
(1°) - Drivers output low voltage output low voltage Ports 1, 3, 0.3 and 0.4 (PWM disabled)       VOH       IOH = -60 μA       1,2,3         Output high voltage Port 0.4 (PWM disabled)       VOH1       IOH = -400 μA       1,2,3         Output high voltage Port 0.4 (PWM disabled)       VOH1       IOH = -400 μA       1,2,3         Logic 0 input current, ports 1, 3, 0.3, and 0.4 (PWM disabled)       IIL       VIN = 0.45 V, VCC = 5.5 V       1,2,3         Logic 1 to 0 transition current ports 1, 3, 0.3, and 0.4.       ITL       VIN = 2.0 V, VCC = 5.5 V       1,2,3         Logic 1 to 0 transition current ports 1, 3, 0.3, and 0.4.       ITL       VIN = VCC       VCC = 5.5 V         Input leakage current, port 0.0, 0.1, and 0.2.       ILI       VIN = VCC       VCC = 5.5 V         Portour, receiver combined capacitance       C       See 4.4.1c       4         Driver, receiver combined capacitance       C IO       Test freq = 1 MHz, see 4.4.1c       4         Supply current, active       I CC       VCC = 5.5 V, see figure 3       2/ 3/       1,2,3         See footnotes at end of table.       STANDARDIZED MILITARY DRAWING       SIZE				 	   
Ports 1, 3, 0.3 and 0.4 (PWM disabled)   I <sub>OH</sub> = -25 μA   I <sub>OH</sub> = -10 μA   I <sub>OH</sub> = -400 μA   I <sub>OH</sub> = -40 μA   I <sub>OH</sub> = -5.5 V   I <sub>OH</sub> = -5.5	All	,3 ALL		0.45	V
Output high voltage	ALL	,3   ALL	2.4	 	   <b>v</b> 
Output high voltage Port 0.4 (PVM disabled)         V <sub>OH1</sub> I <sub>OH</sub> = -400 μA         1,2,3           Logic 0 input current, ports 1, 3, 0.3, and 0.4 (PVM disabled)         I <sub>IL</sub> V <sub>IN</sub> = 0.45 V, V <sub>CC</sub> = 5.5 V         1,2,3           Logic 1 to 0 transition current ports 1, 3, 0.3, and 0.4.         I <sub>TL</sub> V <sub>IN</sub> = 2.0 V, V <sub>CC</sub> = 5.5 V         1,2,3           Input leakage current, port 0.0, 0.1, and 0.2.         I <sub>L</sub> I         V <sub>IN</sub> = V <sub>CC</sub> V <sub>CC</sub> = 5.5 V           Reset pull down resistor         R <sub>RST</sub> 1,2,3           Driver, receiver combined capacitance         C         See 4.4.1c         4           Supply current, active         I <sub>CC</sub> V <sub>CC</sub> = 5.5 V, see figure 3         2/ 3/         1,2,3           Standardized MILITARY DRAWING         Size MILITARY DRAWING         Size Size Size MILITARY DRAWING         Size Size Military Drawing         Size Size Military Drawing	j I	j j	0.75 V <sub>CC</sub>		i I
Port 0.4 (PWM disabled)   I   I   I   I   I   I   I   I   I		 	0.9 V <sub>CC</sub>	 	<u> </u>
Logic O input current, ports   1,3,0.3, and 0.4 (PWM disabled)   ITL   VIN = 0.45 V, VCC = 5.5 V   1,2,3	ALL	,3 ALL	ALL 2.4		v
Current, ports   1, 3, 0.3, and 0.4   (PVM disabled)			0.9 V <sub>CC</sub>		
current ports 1, 3, 0.3, and 0.4.  Input leakage current, port 0.0, 0.1, and 0.2.  Reset pull down resistor  C  See 4.4.1c  Pin capacitance  C  C  Supply current, active  C  STANDARDIZED MILITARY DRAWING  A  Portoc VIN = VCC  VIN = VCC  VIN = VCC  VIN = 5.5 V  A  CC = 5.5 V  A  CC = 5.5 V  A  CC = 5.5 V  A  SIZE MILITARY DRAWING  SIZE A	ALL	,3 ALL	0	   -50 	μА
Current, port 0.0, 0.1, and 0.2.  Reset pull down resistor  C See 4.4.1c  Combined capacitance  Pin capacitance  C Test freq = 1 MHz, see 4.4.1c  Supply current, active  C V <sub>CC</sub> = 5.5 V, see figure 3  STANDARDIZED MILITARY DRAWING  SIZE MILITARY DRAWING			0	   -650 	     
Reset pull down resistor  Priver, receiver combined capacitance  Pin capacitance  Comparison Test freq = 1 MHz, see 4.4.1c  Supply current, active  Standardized			0	10	   
Driver, receiver C See 4.4.1c 4  combined capacitance  Pin capacitance  CIO Test freq = 1 MHz, see 4.4.1c 4  Supply current, active ICC V <sub>CC</sub> = 5.5 V, see figure 3 2/3/  See footnotes at end of table.  STANDARDIZED SIZE MILITARY DRAWING			0	-10	<u> </u> 
combined capacitance  Pin capacitance  Combined Capacitance  Combi	ALL	,3 ALL	25	   175 	kΩ
Supply current, active $I_{CC}$ $V_{CC} = 5.5 \text{ V}$ , see figure 3 $\underline{2}/\underline{3}/$ See footnotes at end of table.  STANDARDIZED SIZE MILITARY DRAWING				   10 	   pF 
See footnotes at end of table.  STANDARDIZED MILITARY DRAWING  STANDARDIZED A	ALL	ALL		   10	   pF 
See footnotes at end of table.  STANDARDIZED MILITARY DRAWING SIZE	01,03	,3 01,03		21	mA.
STANDARDIZED SIZE MILITARY DRAWING A	02,04	02,04		24	<u> </u> 
MILITARY DRAWING					
				5962-	9157
DEFENSE ELECTRONICS SUPPLY CENTER	SION I.	VISION LE	EVEL	SHEET	

Test	Symbol Conditions 1/			Group A	Device	  Lim	its	Unit
	 	-55°C ≤ T <sub>C</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specif	ied	sub- groups	type	Min	Max	
Supply current, idle	I <sub>CC1</sub>	V <sub>CC</sub> = 5.5 V, see figure 3	<u>3</u> / <u>4</u> /	1,2,3	01,03	<u> </u>	4	m.A.
	<u> </u>	occ rigure 5	=, =,	ļ	02,04		5	<u> </u>
Power down current	I <sub>PD</sub>	v <sub>cc</sub> = 2 v, 5.5 v	<u>5</u> /	1,2,3	ALL		50	μА
V <sub>PP</sub> program voltage	   V <sub>PP</sub> 	V <sub>CC</sub> = 4.5 V, 5.5 V V <sub>SS</sub> = 0 V		1	ALL	12.5	13.0	V
Program current	I <sub>PP</sub>	V <sub>PP</sub> = 13.0 V		1	All		10	l mA
A/D converter parameters	<u>6</u> /				<b>1</b>	Lup - 1		
Analog supply voltage	AV <sub>CC</sub>	AV <sub>CC</sub> = V <sub>CC</sub> ± 0.2 V <u>7</u> /		1,2,3	ALL	4.5	5.5	V
Analog input voltage	AVIN	AV <sub>CC</sub> = 5.12 V		1,2,3	All	AV <sub>SS</sub> -0.2	AV <sub>CC</sub> +0.2	V
Analog input capacitance	CIA	See 4.4.1c		4	   All 		15	pf
Sampling time	TADS	<u>8</u> /		9,10,11	ALL		8t <sub>CY</sub>	s
Conversion time	TADS	<u>8</u> /		9,10,11	ALL		40t <sub>CY</sub>	   
Resolution	R			4,5,6	All		8	bit
Differential non-lumearity	D <sub>NL</sub>	<u>8</u> /		4,5,6	ALL		   ±1 	LSE
Zero scale offset	os <sub>e</sub>			4,5,6	ALL		±1	   LSE
Full scale gain error	   G <sub>e</sub>			4,5,6	ALL		0.4	%
Channel to channel matching	Мстс	9/		4,5,6	All		±1	   LSB
Crosstalk	c <sub>T</sub>	   0-100 kHz <u>7</u> / <u>8</u> /		4,5,6	ALL		   -60	   dB

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 6

Test	Symbol	Conditions 1/	Group A	Device	Limits		   Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ sub- 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V groups unless otherwise specified	type	Min	     Max	   	
Functional test		See 4.4.1b	7,8	ALL			
Oscillator frequency variable clock	1/t <sub>CLCL</sub>		9,10,11	01,03	3.5	12	_  MHz
External clock (see fig	ure 4)			02,04	3.5	16	
High time, variable clock	tcHcx	9/	9,10,11	ALL	20 20	   	ns
Low time, variable clock	t <sub>CLCX</sub>	9/	9,10,11	ALL	20 20		ns
Rise time, variable clock	t <sub>CLCH</sub>	9/	9,10,11	All		20 20	ns
Fall time, variable clock	t <sub>CHCL</sub>	9/	9,10,11	ALL		   20   20	ns

Unless otherwise specified, parameters are valid over operating temperature range. All parameters must be tested by using the worst case forcing condition unless otherwise noted.

- Idle  $I_{CC}$  is measured with all output pins disconnected; X1 driven with  $t_{CLCH}$ ,  $t_{CHCL}$  = 5 ns,  $v_{IL}$  =  $v_{SS}$  + 0.5 v,  $v_{IH}$  =  $v_{CC}$  -0.5 v; X2 = N.C.; port 0 =  $v_{CC}$ ; RST =  $v_{SS}$ .
- 5/ Power-down I<sub>CC</sub> is measured with all output pins disconnected; port 0 =  $V_{CC}$ ; X2, X1 = N.C.; RST =  $V_{SS}$ .
- $\underline{6}/$  Analog inputs (A/D guaranteed only with quartz window covered).
- 7/ If the A/D function is not required, or if the A/D function is only needed periodically, AV<sub>CC</sub> may be removed without affecting the operation of the digital circuitry. Contents of ADCON and ADAT are not guaranteed to be valid. Digital inputs on P1.0 P1.4 will not function normally.
- $\underline{8}$ / Tested initially and after any design changes that affect the parameters.
- $\underline{9}$ / If not tested, guaranteed to the limit specified in table I.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7


 $_{\rm CC}$  is measured with all output pins disconnected; X1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5 ns, V<sub>IL</sub> = V<sub>SS</sub> + 0.5 V, V<sub>IH</sub> = V<sub>CC</sub> - 0.5 V; X2 N.C.; RST = port 0 = V<sub>CC</sub>. I<sub>CC</sub> will be slightly higher if a crystal oscillator is used.


 $<sup>\</sup>overline{3}$ / The resistor ladder network is not disconnected in the power down or idle modes. Thus, to conserve power the user may remove AV<sub>CC</sub>.

Device typ <del>es</del>	All
Case outline	х
Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 21 22 24 25 26 27 28	P3.4/A4 P3.3/A3 P3.2/A2/A10 P3.1/A1/A9 P3.0/A0/A8 P0.2/Vpp P0.1/SDA/OE-PGM P0.0/SCL/ASEL RST X2 X1 Vss P1.0/ADCO/D0 P1.1/ADC1/D1 P1.2/ADC2/D2 P1.3/ADC3/D3 P1.4/ADC4/D4 AVSs AVCC P1.5/INTO P1.6/INT1/D6 P1.7/T0/D7 P0.3 P0.4/PWM OUT P3.7/A7 P3.6/A6 P3.5/A5 VCC

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 8






Maximum I  $_{\rm CC}$  values taken at V  $_{\rm CC}$  = 5.5 V and worst case temperature. Typical I  $_{\rm CC}$  values taken at V  $_{\rm CC}$  = 5.0 V and 20°C.

FIGURE 3. I<sub>CC</sub> versus frequency.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

## External clock drive



# AC testing input/output




FIGURE 4. Switching waveforms.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91577
		REVISION LEVEL	SHEET 11

- 3.12 <u>Processing EPROM's</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.12.1 <u>Erasure of EPROM's</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.5.
- 3.12.2 <u>Programmability of EPROM's</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.6 and table III.
- 3.12.3 <u>Verification of erasure or programmability of EPROM's</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

#### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device classes M, B, and S.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125$ °C, minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

# Margin test method A.

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.12.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at 140°C to screen for data retention lifetime.
- (3) Perform a margin test using  $V_{\rm m}$  = 5.9 V at 25°C using loose timing (i.e.,  $T_{\rm ACC}$  > 1  $\mu{\rm s}$ ).
- (4) Perform dynamic burn-in (see 4.2.1a).
- (5) Margin at  $V_m = 5.9 V$ .
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.12.1), except devices submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.12.3).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91577
		REVISION LEVEL A	SHEET 12

### Margin test method B.

- (1) Program at 25°C, 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at 250°C.
- (3) Perform margin test at  $V_m = 5.9 \text{ V}$ .
- (4) Erase (see 3.12.1).
- (5) Perform interim electrical tests in accordance with table IIA.
- (6) For device types 01 and 02, program 100 percent of the bits and verify (see 3.12.2).
- (7) Perform burn-in (see 4.2.1a).
- (8) One-hundred percent test at 25°C (group A, subgroups 1 and 7).  $V_m = 5.9 \text{ V}$  with loose timing, apply PDA. For device types 03 and 04, the virgin state of the devices must be verified.
- (9) Perform remaining final electrical subgroups and group A testing.
- (10) For device types 01 and 02, erase. Devices may be submitted for groups B, C, and D at this time.
- (11) For device types 01 and 02, verify erasure (see 3.12.3). Steps 1 through 4 are performed at wafer Level.

## 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

### 4.3 Qualification inspection.

- 4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.3.2 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

# 4.4.1 Group A inspection.

a. Tests shall be as specified in table II herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C,  $C_{10}$ , and  $C_{1A}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
- d. For device types 01 and 02, all devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
- e. For device types 03 and 04, unprogrammed devices shall be tested for programmability and functionality compliance to the requirements of group A, subgroups 7 and 8. Either of two techniques is acceptable:
  - (1) Testing the entire lot using additional built in test circuitry which allows the manufacturer to verify programmability and functionality without programming the user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 7 and 8, group A testing per the sampling plan specified in MIL-STD-883, method 5005.
  - (2) If such compliance cannot be tested on an unprogrammed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 7 and 8. Twelve devices shall be submitted to programming. If more than 2 devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowable. (Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroup 7 and 8. If more than 2 total devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than 4 total device failures allowable.)
- 4.4.2 Group B inspection. The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.
- 4.4.3 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - b.  $T_{\Delta} = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
  - d. For device types 01 and 02, all devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified.
  - e. For device types 03 and 04, the virgin state of the device must be verified.
- 4.4.3.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.4 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A$  = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE II. <u>Electrical test requirements</u>.

Test requirements		Subgroups dance with M d 5005, tabl	Subgroups (in accordance with MIL-I-38535, table III)		
	Device class M	Device class B	Device class S	Device class Q	Device class V
Interim electrical parameters (see 4.2)					
Final electrical parameters (see 4.2)	1,2,3, <u>1</u> /  5,6,7,  8,9,10,11	1,2,3, <u>1</u> / 5,6,7, 8,9,10,11	1,2,3, <u>2</u> / 5,6,7, 8,9,10,11	1,2,3, <u>1</u> / 5,6,7, 8,9,10,11	1,2,3, <u>2</u> / 5,6,7, 8,9,10,11
Group A test requirements (see 4.4)	1,2,3, 4,5,6,7, 8,9,10,11	1,2,3, 4,5,6,7, 8,9,10,11	1,2,3, 4,5,6,7, 8,9,10,11	1,2,3, 4,5,6,7, 8,9,10,11	1,2,3,4 5,6,7,8, 9,10,11
Group B end-point electrical parameters (see 4.4)			2,5,8A,10		
Group C end-point electrical parameters (see 4.4)	2,5,8A,10	2,5,8A,10		2,5,8A,10	2,5,8A,10
Group D end-point electrical parameters (see 4.4)	2,5,8A,10	2,5,8A,10	2,5,8A,10	2,5,8A,10	2,5,8A,10
Group E end-point electrical parameters (see 4.4)	1,5,7,9	1,5,7,9	1,5,7,9	1,5,7,9	1,5,7,9

<sup>1/</sup> PDA applies to subgroup 1.

- 4.5 <u>Erasing procedure</u>. The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-s/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000  $\mu$ W/cm<sup>2</sup> rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.
- 4.6 <u>Programming procedures.</u> The programming characteristics in table III and the following procedures shall be used for programming the device.
  - a. Connect the device in the electrical configuration (see figure 5) for programming. The waveforms of figure 6 and programming characteristics of table III shall apply.
  - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 15

 $<sup>\</sup>frac{2}{}$  PDA applies to subgroups 1 and 7.


TABLE III. EPROM programming and verification characteristics.


Parameter	r Symbol Conditions		Lim	its	   Unit
	<del>-</del>		Min	   Max	
Oscillator frequency	1/t <sub>CLCL</sub>	T <sub>A</sub> = 21°C to 27°C,	1.2	6	   MHz
Ad <u>dres</u> s setup to PROG low	tavgl 1/	V <sub>CC</sub> = 5 V ±10%, V <sub>SS</sub> = 0 V, see figure 7	10 µs + 24t <sub>CLCL</sub>		ns
Ad <u>dres</u> s hold after PROG	<sup>t</sup> GHAX		48t <sub>CLCL</sub>		
Data setup to PROG Low	† <sub>DVGL</sub>		38t <sub>CLCL</sub>		
Da <u>ta h</u> old after PROG	t <sub>GHDX</sub>		36t <sub>CLCL</sub>		
V <sub>PP</sub> setup to PROG	tSHGL		10		   μs
V <sub>PP</sub> hold after PROG	<sup>t</sup> GHSL		10		
PROG width	<sup>t</sup> GLGH		90	110	
V <sub>pp</sub> low to data valid	t <sub>AVQV</sub> 2/			<sup>48t</sup> CLCL	ns
PROG high to PROG Low	<sup>†</sup> GHGL		10		μs
PO.O (sync pulse)	tsynl		4t <sub>CLCL</sub>		ns
PO.O (sync pulse) high	tsynh		8t <sub>CLCL</sub>		ns
ASEL high time	†MASEL		13t <sub>CLCL</sub>		ns
Address hold time	<sup>t</sup> HAHLD		2t <sub>CLCL</sub>		ns
Address setup to ASEL	<sup>t</sup> HASET		13t <sub>CLCL</sub>		ns
ow address to address stable	t ADSTA		13t <sub>CLCL</sub>		ns

 $<sup>\</sup>underline{1}/$  Address should be valid at least 24t<sub>CLCL</sub> before rising edge of PO.2(V<sub>pp</sub>).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 16

 $<sup>\</sup>underline{2}/$  For a pure verify mode, i.e., no program mode in between,  $t_{\text{AVQV}}$  is  $14t_{\text{CLCL}}$  maximum.





### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510 and MIL-STD-1331.

STANDARDIZED  MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER  DAYTON, OHIO 45444	SIZE A		5962-91577
		REVISION LEVEL A	SHEET 19

Inemonic	Туре	Name and function				
v <sub>ss</sub>	I	Ground: O V reference				
v <sub>cc</sub>		Supply voltage during normal,	idle, and power-	down operation.		
PU.0-PO.4	1/0	Port 0: A 5-bit bidirectional port. Port 0.0-P0.2 are open drain. Port 0.0-P0.2 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. P0.3-P0.4 are bidirectional I/O port pins with internal pull-ups. Port 0 also serves as the serial I°C interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the I°C protocol. These pins are driven low if the port register bit is written with a 0 or if the I°C subsystem presents a 0. The state of the pin can always be read from the port register by the program. Ports 0.3 and 0.4 have internal pull-ups that function identically to Port 3. Pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs. To comply with the I°C specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in table I. While these differ from "standard TTL" characteristics they are close enough for the pins to still be used as general-purpose I/O in non-I°C applications.				
	1	V <sub>CC</sub> (PO.2)-programming voltage input.				
	I	OE/PGM(PO.1)-input which specifies verify mode (output enable) or the program mode. OE/PGM - 1 output enabled (verify mode). OE/PGM - program mode.				
	0	ASEL (PO.O) - Input which indicates which bits of the EPROM address are applied to port 3. ASEL - O low address byte available on port 3. ASEL - 1 high address byte available on port 3 (only the three least significant bits are used).				
P1.0-P1.7	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs. PO3-PO4 pins are bidirectional I/O port pins with internal pull-ups. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups (see DC electrical characteristics: I <sub>IL</sub> ). Port 1 also serves the special function features of the 80C51 family as listed below:				
	I	INTO(P1.5): External interrupt.				
	1	INT1(P1.6): External interrupt.				
	I	TO(P1.7): Timer O external input.				
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE A		5962-91577		

lnemonic	Туре	Name and function
	I	ADCO (P1.0)-ADC4 (P1.4): Port 1 also functions as the inputs to the five channel multiplexed A/D converter. These pins can be used as outputs only if the A/D function habeen disabled. These pins can be used as inputs while the A/D converter is enabled.
		Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode.
P3.0-P3.7	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current because of the pull-ups (see DC electrical characteristics: $I_{\rm IL}$ ). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into the port as specified by PO.O/ASEL.
RST	I	Reset: A high on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on RESET using only an external capacitor to $V_{CC}$ . After the device is reset, a 10-bit serial sequence, sent LSE first, applied to RESET places the device in the programming state allowing programming address, data and $V_{pp}$ to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
X1	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
X2	o	Crystal 2: Output from the inverting oscillator amplifier.
AV <sub>CC</sub>	I	Analog supply voltage and reference input.
AVSS	I	Analog supply and reference ground.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 21

6.6 One part — one part number system. The one part — one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>Listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 <u>Sources of supply for device classes B and S</u>. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91577
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 22

DESC FORM 193A JUL 91