

Eight Channel ActivePath<sup>™</sup> Power Management IC

### **FEATURES**

- ActivePath<sup>™</sup> Li+ Charger with System Power Selection
- Six Integrated Regulators
  - -1.3A High Efficiency Step-Down DC/DC
  - -1.0A High Efficiency Step-Down DC/DC
  - -0.55A High Efficiency Step-Down DC/DC
  - -2x360mA Low Noise, High PSRR LDOs
  - 30mA RTC LDO / Backup Battery Charger
- I<sup>2</sup>C<sup>™</sup> Serial Interface
- Minimal External Components
- Compatible with USB or AC-Adapter Charging
- 5mm × 5mm, Thin-QFN (TQFN55-40) Package - Only 0.75mm Height
  - RoHS Compliant

### APPLICATIONS

- Personal Navigation Devices
- Portable Media Players •
- Smart Phones

## GENERAL DESCRIPTION

The patent-pending ACT8810 is a complete, cost highly-efficient  $ActivePMU^{TM}$ effective. power management solution that is ideal for a wide range of high performance portable handheld applications such as personal navigation devices (PNDs). This device integrates the ActivePath<sup>™</sup> complete battery charging and management system with six power supply channels.

The ActivePath architecture automatically selects the best available input supply for the system. If the external input source is not present or the system load current is more than the input source can provide, the ActivePath supplies additional current from the battery to the system. The charger is a complete, thermallyregulated, stand-alone single-cell linear Li+ charger that incorporates an internal power MOSFET.

REG1, REG2, and REG3 are three independent, fixed-frequency, current-mode step-down DC/DC converters that output 1.3A, 1.0A, and 0.55A, respectively. REG4 and REG5 are high performance, low-noise, low-dropout linear regulators that output up to 360mA each. REG6 is a RTC LDO that outputs up to 30mA for a real time clock. Finally, an I<sup>2</sup>C serial interface provides programmability for the DC/DC converters and LDOs.

The ACT8810 is available in a tiny 5mm x 5mm 40pin Thin-QFN package that is just 0.75mm thin.



SYSTEM BLOCK DIAGRAM

www.active-semi.com Copyright © 2010 Active-Semi, Inc.





## TABLE OF CONTENTS

GENERAL INFORMATION	P. 01
Functional Block Diagram	p. 03
Ordering Information	
Pin Configuration	p. 04
Pin Descriptions	p. 05
Absolute Maximum Ratings	p. 07
SYSTEM MANAGEMENT	P. 08
Register Descriptions	p. 08
I <sup>2</sup> C Interface Electrical Characteristics	p. 09
Electrical Characteristics	p. 10
Register Descriptions	p. 11
Typical Performance Characteristics	p. 12
Functional Description	p. 13
STEP-DOWN DC/DC CONVERTERS	P. 17
Electrical Characteristics	p. 17
Typical Performance Characteristics	p. 20
Register Descriptions	p. 22
Functional Description	p. 28
LOW-DROPOUT LINEAR REGULATORS	P. 31
Electrical Characteristics	p. 31
Typical Performance Characteristics	p. 33
Register Descriptions	p. 34
Functional Description	p. 36
RTC LOW-DROPOUT LINEAR REGULATOR	P. 37
Electrical Characteristics	p. 37
Register Descriptions	p. 38
Functional Description	p. 39
ActivePath <sup>™</sup> CHARGER	P. 40
Electrical Characteristics	p. 40
Typical Performance Characteristics	
Functional Description	p. 44
PACKAGE INFORMATION	P. 53





## FUNCTIONAL BLOCK DIAGRAM







### **ORDERING INFORMATION<sup>®</sup>**

PART NUMBER	V <sub>OUT1</sub> ∕V <sub>STBY1</sub> <sup>∅</sup>	V <sub>OUT2</sub> /V <sub>STBY2</sub>	V <sub>OUT3</sub> /V <sub>STBY3</sub>	V <sub>OUT4</sub>	V <sub>OUT5</sub>	$V_{OUT6}$	CONTROL SEQUENCE®
ACT8810QJ1C1-T	3.3V/3.3V	1.1V/1.2V	1.2V/1.2V	1.2V	2.8V	3.3V	Sequence A
ACT8810QJ213-T	1.2V/1.2V	1.8V/1.8V	1.0V/1.0V	3.3V	1.2V	3.0V	Sequence B
ACT8810QJ3EB-T	3.3V/3.3V	1.2V/1.2V	1.8V/1.8V	1.5V	2.8V	3.3V	Sequence C
ACT8810QJ420-T	3.3V/3.3V	1.8V/1.8V	1.1V/1.2V	1.2V	3.3V	2.5V	Sequence D
ACT8810QJ50F-T	1.2V/1.2V	3.3V/3.3V	1.8V/1.8V	3.3V	1.8V	3.0V	Sequence E

PACKAGING DETAILS	PACKAGE	PINS	TEMPERATURE RANGE	PACKING
ACT8810QJ###-T	TQFN55-40	40	-40°C to +85°C	TAPE & REEL

①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.

@: To select  $V_{\text{STBYx}}$  as a output regulation voltage of REGx, tie VSEL to VSYS or a logic high.

③: Refer to the Control Sequence section for more information.

## **PIN CONFIGURATION**

#### TOP VIEW CHGLEV ISTAT nRSTO REFBF STATO nIRQ OUT4 ON2 Z ବ୍ଯ OUT5 ΤН DCCC OUT6 VP3 BTR ACIN SW3 Active-Semi BAT GP3 BAT OUT3 ACT8810 nPBIN VSYS SDA VSYS SCL CHG\_IN EP $\subset$ ISET ON3 ) ſ ) ) VSE OUT OUT2 SW2 ≤P1 GP2 SW1 NN N ę VP2

Thin - QFN (TQFN55-40)



## **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	тн	Temperature Sensing Input. Connect to battery thermistor. TH is pulled up with a 100µA current internally. See the <i>Battery Temperature Monitoring</i> section for more information.
2	DCCC	Dynamic Charging Current Control. Connect a resistor to set the dynamic charging current control point. A internal 100µA current source sets up a voltage that is used to compare with VSYS and dynamically scale the charging current to maintain VSYS regulation. See the <i>Dynamic Charge Current Control</i> section for more information.
3	BTR	Safety Timer Program Pin. The resistance between this pin and GA determines the timers timeout values. See the <i>Charging Safety Timers</i> section for more information.
4	ACIN	AC Adaptor Detect. Detects presence of a wall adaptor and automatically adjusts the charge current to the maximum charge current level. Do not leave ACIN floating.
5, 6	BAT	Battery Charger Output. Connect this pin directly to the battery anode (+ terminal)
7, 8	VSYS	System Output Pin. Bypass to GA with a 10µF or larger ceramic capacitor.
9	CHG_IN	Power Input for the Battery Charger. Bypass CHG_IN to GA with a capacitor placed as close to the IC as possible. The battery charger are automatically enabled when a valid voltage is present on CHG_IN. See the CHG_IN Bypass Capacitor Selection section for more information.
10	ISET	Charge Current Set. Program the maximum charge current by connecting a resistor (R <sub>ISET</sub> ) between ISET and GA. See the <i>Charger Current Programming</i> section for more information.
11	VSEL	Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage. See the <i>Output Voltage Selection Pin</i> section for more information.
12	ON1	Independent Enable Control Input for REG1. Drive ON1 to VSYS or to a logic high for normal operation, drive to GA or a logic low to disable REG1. Do not leave ON1 floating.
13	OUT2	Output Feedback Sense for REG2. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
14	VP2	Power Input for REG2. Bypass to GP2 with a high quality ceramic capacitor placed as close as possible to the IC.
15	SW2	Switching Node Output for REG2. Connect this pin to the switching end of the inductor.
16	GP2	Power Ground for REG2. Connect GA, GP1, GP2 and GP3 together at a single point as close to the IC as possible.
17	GP1	Power Ground for REG1. Connect GA, GP1, GP2 and GP3 together at a single point as close to the IC as possible.
18	SW1	Switching Node Output for REG1. Connect this pin to the switching end of the inductor.
19	VP1	Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close as possible to the IC.
20	OUT1	Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
21	ON3	Enable Control Input for REG3. Drive ON3 to a logic high for normal operation, drive to GA or a logic low to disable REG3. Do not leave ON3 floating.
22	SCL	Clock Input for I <sup>2</sup> C Serial Interface.
23	SDA	Data Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of SCL.



## PIN DESCRIPTIONS CONT'D

PIN	NAME	DESCRIPTION
24	nPBIN	Master Enable Input. Drive nPBIN to GA through a $100k\Omega$ resistor to enable the IC, drive nPBIN directly to GA to assert a Hard-Reset condition. Refer to the <i>System Startup &amp; Shutdown</i> and <i>Control Sequence</i> sections for more information. nPBIN is internally pulled up to VSYS through a $50k\Omega$ resistor.
25	OUT3	Output Feedback Sense for REG3. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
26	GP3	Power Ground for REG3. Connect GA, GP1, GP2, and GP3 together at a single point as close to the IC as possible.
27	SW3	Switching Node Output for REG3. Connect this pin to the switching end of the inductor.
28	VP3	Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close as possible to the IC.
29	OUT6	RTC LDO Output Voltage. Capable of delivering up to 30mA of output current.
30	OUT5	Output Voltage for REG5. Capable of delivering up to 360mA of output current. The output is discharged to GA with 1k $\Omega$ when disabled.
31	INL	Power Input for REG4, REG5, and REG6. Bypass to GA with a high quality ceramic capacitor placed as close as possible to the IC.
32	OUT4	Output Voltage for REG4. Capable of delivering up to 360mA of output current. The output is discharged to GA with $1k\Omega$ when disabled.
33	nSTAT0	Active-Low Open-Drain Charger Status Output. nSTAT0 has a 5mA (typ) current limit, allowing it to directly drive an indicator LED without additional external components. To generate a logic-level output, connect nSTAT0 to an appropriate supply voltage (typically VSYS) through a 10k $\Omega$ or greater pull-up resistor. See the <i>Charge Status Indication</i> section for more information.
34	ON2	Independent Enable Control Input for REG2. Drive ON2 to a logic high for normal operation, drive to GA or a logic low to disable REG2. Do not leave ON2 floating.
35	GA	Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1, GP2, and GP3 together at a single point as close to the IC as possible.
36	REFBP	Reference Noise Bypass. Connect a $0.01\mu F$ ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.
37	nSTAT1	Active-Low Open-Drain Charger Status Output. nSTAT1 has a 5mA (typ) current limit, allowing it to directly drive an indicator LED without additional external components. To generate a logic-level output, connect nSTAT1 to an appropriate supply voltage (typically VSYS) through a 10k $\Omega$ or greater pull-up resistor. See the <i>Charge Status Indication</i> section for more information.
38	nRSTO	Open-Drain Reset Output. nRSTO asserts low whenever REG1 is out of regulation, and remains low for 260ms (typ) after REG1 reaches regulation.
39	nIRQ	Open-Drain Interrupt Output. nIRQ asserts any time nPBIN is asserted or an unmasked fault condition exists. See the <i>nIRQ Output</i> section for more information.
		Charging State Select Input.
40	CHGLEV	When ACIN = 0 charge current is internally set; Drive CHGLEV to a logic-high for high-current USB charging mode (maximum charge current is 500mA), drive CHGLEV to a logic-low for low-current USB charging mode (maximum charge current is 100mA).
		When ACIN = 1 charge current is externally set by $R_{ISET}$ ; Drive CHGLEV to a logic-high to for high- current charging mode (ISET (mA) = $K_{ISET} \times 1V/(R_{ISET} (k\Omega) + 0.031)$ where $K_{ISET} = 628$ ), drive CHGLEV to a logic-low for low-current charging mode (ISET (mA) = $K_{ISET} \times 1V/(R_{ISET} (k\Omega) + 0.031)$ where $K_{ISET} = 314$ ). Do not leave CHGLEV floating.
EP	EP	Exposed Pad. Must be soldered to ground on the PCB.





## ABSOLUTE MAXIMUM RATINGS<sup>®</sup>

PARAMETER	VALUE	UNIT
CHG_IN to GA t < 1ms and duty cycle <1% Steady State	-0.3 to +18 -0.3 to +14	V V
VP1 to GP1, VP2 to GP2, VP3 to GP3	-0.3 to +6	V
BAT, VSYS, INL to GA	-0.3 to +6	V
SW1, OUT1 to GP1	-0.3 to (V <sub>VP1</sub> +0.3)	V
SW2, OUT2 to GP2	-0.3 to (V <sub>VP2</sub> +0.3)	V
SW3, OUT3 to GP3	-0.3 to (V <sub>VP3</sub> +0.3)	V
ON1, ON2, ON3, ISET, ACIN, VSEL, DCCC, CHGLEV, TH, SCL, SDA, REFBP, nIRQ, nRSTO, nSTAT0, nSTAT1, BTR, nPBIN to GA	-0.3 to +6	V
OUT4, OUT5, OUT6 to GA	-0.3 to (V <sub>INL</sub> +0.3)	V
Operating Ambient Temperature	-40 to 85	°C
Maximum Junction Temperature	125	°C
Maximum Power Dissipation TQFN55-40 (Thermal Resistance θ <sub>JA</sub> = 30°C/W)	2.7	W
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.





## **REGISTER DESCRIPTIONS**

Table 1:

### Global Register Map

				A	DDRES	SS				DATA (DEFAULT VALUE)							
UUIPUI	HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
SYS	06h	0	0	0	0	0	1	1	0	R	R	R	0	R	R	1	R
REG1	10h	0	0	0	1	0	0	0	0	R	R	V	V	V	V	V	V
REG1	11h	0	0	0	1	0	0	0	1	R	R	R	R	R	R	R	R
REG1	12h	0	0	0	1	0	0	1	0	R	R	R	R	R	0	R	1
REG1	13h	0	0	0	1	0	0	1	1	R	V	V	V	V	V	V	V
REG2	20h	0	0	1	0	0	0	0	0	R	R	V	V	V	V	V	V
REG2	21h	0	0	1	0	0	0	0	1	R	R	R	R	R	R	R	R
REG2	22h	0	0	1	0	0	0	1	0	R	R	R	R	R	0	R	1
REG2	23h	0	0	1	0	0	0	1	1	R	V	V	V	V	V	V	V
REG3	30h	0	0	1	1	0	0	0	0	R	R	V	V	V	V	V	V
REG3	31h	0	0	1	1	0	0	0	1	R	R	R	R	R	R	R	R
REG3	32h	0	0	1	1	0	0	1	0	R	R	R	R	R	0	R	1
REG3	33h	0	0	1	1	0	0	1	1	R	V	V	V	V	V	V	V
REG4	40h	0	1	0	0	0	0	0	0	1	R	1	V	V	V	V	V
REG4	43h	0	1	0	0	0	0	1	1	R	R	R	R	R	R	0	R
REG5	41h	0	1	0	0	0	0	0	1	1	R	1	V	V	V	V	V
REG6	42h	0	1	0	0	0	0	1	0	R	R	R	V	V	V	V	V

KEY:

R: Read-Only bits. No Default Assigned.

V: Default Values Depend on Voltage Option. Default Values May Vary.

Note: Addresses other than those specified in Table 1 may be used for factory settings. Do not access any registers other than those specified in Table 1.



## I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

(V\_{VSYS} = 3.6V, T\_A = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Low Input Voltage	$V_{\rm VSYS}$ = 2.6V to 5.5V, $T_{\rm A}$ = -40°C to 85°C			0.35	V
SCL, SDA High Input Voltage	$V_{\rm VSYS}$ = 2.6V to 5.5V, $T_{\rm A}$ = -40°C to 85°C	1.55			V
SCL, SDA Leakage Current				1	μA
SDA Low Output Voltage	I <sub>OL</sub> = 5mA			0.3	V
SCL Clock Period, t <sub>SCL</sub>		2.5			μs
SDA Data In Setup Time to SCL High, $t_{\mbox{SU}}$		100			ns
SDA Data Out Hold Time after SCL Low, $\mathrm{t}_{\mathrm{HD}}$		300			ns
SDA Data Low Setup Time to SCL Low, $\ensuremath{t_{\text{ST}}}$	Start Condition	100			ns
SDA Data High Hold Time after Clock High, $t_{\mbox{\scriptsize SP}}$	Stop Condition	100			ns

### Figure 1: I<sup>2</sup>C Serial Bus Timing





ACT8810 Rev 8, 08-Oct-10

### **ELECTRICAL CHARACTERISTICS**

(V\_{VSYS} = 3.6V, T\_A = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.6		5.5	V
UVLO Threshold Voltage	VSYS Rising	2.35	2.5	2.6	V
UVLO Hysteresis	VSYS Falling		100		mV
VSYS Supply Current	ONx = VSYS		70		μA
VSYS Shutdown Current	ONx = GA, Not Charging		30		μA
Voltage Reference		1.24	1.25	1.26	V
Oscillator Frequency		1.35	1.6	1.85	MHz
Logic High Input Voltage	ON1, ON2, ON3, VSEL	1.4			V
Logic Low Input Voltage	ON1, ON2, ON3, VSEL			0.4	V
Leakage Current	$V_{ON1} = V_{ON2} = V_{ON3} = V_{VSEL} = V_{nIRQ} = V_{nRSTO} = 4V$			1	μA
nPBIN Internal Pull-up Resistance			50		kΩ
Low Level Output Voltage	nIRQ, nRSTO. Sinking 10mA		0.3		V
nRSTO Delay			260		ms
Thermal Shutdown Temperature	Temperature Rising		160		°C
Thermal Shutdown Hysteresis	Temperature Decreasing		20		°C



SYSTEM MANAGEMENT

## **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

Table 2:

### **Control Register Map**

				DA	TA			
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
06h	R	R	R	W/E	R	R	nPBMASK	PBSTAT

R: Read-Only bits. Default Values May Vary.

W/E: Write-Exact bits. Read/Write bits which must be written exactly as specified in Table 1.

### Table 3:

### **Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION			
066		[0]		Duch Dutton Statuc	0	De-assert			
0011	FDOTAT	[U]	FC/ VV	Fusil Bullon Status	1	Asserted			
066	DDMASK	[4]	[4]	[4]	[4]		Duck Dutter Internut Meek Ontion	0	Masked
0011	IFDIVIASK	[']	FV/VV	Fush Button Interrupt Mask Option	1	Not Mask			
06h		[3:2]	R			READ ONLY			
06h		[4]	W/E			WRITE-EXACT			
06h		[7:5]	R			READ ONLY			



## **TYPICAL PERFORMANCE CHARACTERISTICS**

(V\_{VSYS} = 3.6V, T\_A = 25°C, unless otherwise specified.)







### FUNCTIONAL DESCRIPTION

### **General Description**

The ACT8810 offers a wide array of system management functions that allow it to be configured for optimal performance in a wide range of applications.

### I<sup>2</sup>C Serial Interface

At the core of the ACT8810's flexible architecture is an  $I^2C$  interface that permits optional programming capability to enhance overall system performance.

To ensure compatibility with a wide range of system processors, the ACT8810 uses standard  $I^2C$  commands;  $I^2C$  write-byte commands are used to program the ACT8810, and  $I^2C$  read-byte commands are used to read the ACT8810's internal registers. The ACT8810 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read-operation or a write-operation, [1011010x].

SDA is a bi-directional data line and SCL is a clock input. The master initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an "Acknowledge" (ACK) bit, used to confirm that the data was transmitted successfully.

For more information regarding the I<sup>2</sup>C 2-wire serial interface, go to the NXP website: http://www.nxp.com

### System Startup and Shutdown

### Startup Sequence

The ACT8810 features a flexible enable architecture that allows it to support a variety of push-button enable/disable schemes. Although other startup routines are possible, ACT8810 provides three typical startup and shutdown processes proceed as shown in *Control Sequence* section.

#### Shutdown Sequence

Once a successful power-up routine is completed, a shutdown process may be initiated by asserting nPBIN a second time, typically as the result of pressing the push-button. Although the shutdown process is completely software-controlled, a typical shutdown sequence proceeds as follows: The second assertion of nPBIN asserts nPBIN and interrupts the microprocessor, which then initiates an interrupt service routine to reveal that nPBIN has been asserted. If there is no input to the charger, then the microprocessor disables each regulator according to the sequencing requirements of the system, then the system will finally be disabled when each of ON1, ON2, and ON3 have been deasserted.

### **nPBIN** Input

ACT8810's nPBIN pin is a dual-function pin, combining system enable/disable control with a hardware reset function. Refering to Figure 2, the two pin functions are obtained by asserting this pin low, either through a direct connection or through a  $100k\Omega$  resistor, as described below.

In most applications, nPBIN will be driven through a  $100k\Omega$  resistor. When driven in this way, nPBIN initiates system startup or shutdown, as described in the System Startup and Shutdown section.

When a hardware-reset function is desired, nPBIN may also be driven directly to GA. In this case, nRSTO is immediately asserted low and remains low until nPBIN is de-asserted and the reset timeout period expires. This provides a hardware-reset function, allowing the system to be manually reset if the system processor locks up.

Although a typical application will use momentary switches to drive nPBIN, as shown in Figure 2, nPBIN may also be driven by other sources, such as a GPIO or other logic output.

### Figure 2: nPBIN Input



### Enable/Disable Inputs (ON1, ON2 and ON3)

The ACT8810 provides three manual enable/disable inputs, ON1, ON2 and ON3, which



### FUNCTIONAL DESCRIPTION CONT'D

enable and disable REG1, REG2, and REG3, respectively. Once the system is enabled, the system will remain enabled until all of ON1, ON2, and ON3 have been de-asserted. See the *Control Sequence* section for more information.

### Power-On Reset Output

nRSTO is an open-drain output which asserts low upon startup or when nPBIN is driven directly to GA, and remains asserted low until the 260ms (default) power-on reset timer has expired. Connect a  $10k\Omega$  or greater pull-up resistor from nRSTO to an appropriate voltage supply.

### nIRQ Output

nIRQ is an open-drain output that asserts low any time startup or an unmasked fault condition exists. When asserted, nIRQ remains low until the microprocessor polls the ACT8810's I<sup>2</sup>C interface. The ACT8810 supports a variety of other fault conditions, which may each be optionally unmasked via the I<sup>2</sup>C interface. For more information about the available fault conditions, refer to the appropriate sections of this datasheet.

Connect a pull-up resistor from nIRQ to an appropriate voltage supply. nIRQ is typically used to drive the interrupt input of the system processor, and is useful in a variety of software-controlled enable/disable control routines.

### Thermal Shutdown

The ACT8810 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8810 die temperature exceeds 160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).

### **Control Sequence**

#### Sequence A

The ACT8810QJ1## which is set with "sequence A", has a system startup is initiated whenever the following conditions occurs:

1) nPBIN is pushed low via  $100k\Omega$  resistance,

When ever this condition exists, the

ACT8810QJ1## begins its system startup procedure by enabling REG1. When REG1 reaches 94% of its final regulation voltage, ACT8810QJ1## automatically turns on REG4 and REG5 and nRSTO is asserted low, holding the microprocessor in reset for a user-selectable reset period of 260ms. If V<sub>OUT1</sub> is within 6% of its regulation voltage when the reset timer expires, the nRSTO is de-asserted, and the microprocessor can begin its power-up Once sequence. the power-up routine is successfully completed, the system remains enabled after the push-button is released as long as the microprocessor asserts any one of ON1, ON2 or ON3, and REG4, REG5 may be enabled or disabled via the I<sup>2</sup>C interface.

This start-up procedure requires that the pushbutton be held until the microprocessor assumes control (by asserting any one of ON1, ON2, and ON3), providing protection against of inadvertent momentary assertions the pushbutton. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional time delay before asserting ON1, ON2, or ON3. If the microprocessor is unable to complete its power-up routine successfully before the user lets go of the push-button, the ACT8810QJ1## automatically shuts itself down.

### Figure 3:

### Sequence A





## SYSTEM MANAGEMENT

#### Sequence B

The ACT8810QJ2## which is set with "sequence B", has a system startup is initiated whenever the following conditions occurs:

1) nPBIN is pushed low via 100kΩ resistance,

When ever this condition exists. the ACT8810QJ2## begins its system startup procedure by enabling REG1. When REG1 reaches 94% of its final regulation voltage, ACT8810QJ2## automatically turns on REG2 and REG3 and nRSTO is asserted low, holding the microprocessor in reset for a user-selectable reset period of 260ms. If  $V_{OUT1}$  is within 6% of its regulation voltage when the reset timer expires, the nRSTO is de-asserted, and the microprocessor can begin its power-up sequence. Once the power-up routine is successfully completed, the system remains enabled after the push-button is released as long as the microprocessor asserts any one of ON1, ON2 or ON3. REG4 and REG5 may be enabled if the microprocessor sets REG4.ON[] and REG5.ON[] to 1 via the I<sup>2</sup>C interface. In other case, REG4 and REG5 are disable.

This start-up procedure requires that the pushbutton be held until the microprocessor assumes control (by asserting any one of ON1, ON2, and ON3), providing protection against inadvertent momentary assertions of the pushbutton. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional time delay before asserting ON1, ON2, or ON3. If the microprocessor is unable to complete its power-up routine successfully before the user lets go of the push-button, the ACT8810QJ2## automatically shuts itself down.

### Figure 4:

### Sequence B

Sequence C

The ACT8810QJ3## which is set with "sequence C", has a system startup is initiated whenever the following conditions occurs:

nPBIN is pushed low via 100kΩ resistance,

When ever this condition exists, the ACT8810QJ3## begins its system startup procedure by enabling REG1. When REG1 reaches 94% of its final regulation voltage, ACT8810QJ3## automatically turns on REG2, REG3, REG4, REG5 and nRSTO is asserted low, holding the microprocessor in reset for a user-selectable reset period of 260ms. If  $V_{\text{OUT1}}$  is within 6% of its regulation voltage when the reset timer expires, the nRSTO is de-asserted, and the microprocessor can begin its power-up sequence. Once the power-up routine is successfully completed, the system remains enabled after the push-button is released as long as the microprocessor asserts any one of ON1, ON2 or ON3, and REG4, REG5 may be enabled or disabled via the  $I^2C$  interface.

This start-up procedure requires that the pushbutton be held until the microprocessor assumes control (by asserting any one of ON1, ON2, and ON3), providing protection against inadvertent momentary assertions of the pushbutton. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional time delay before asserting ON1, ON2, or ON3. If the microprocessor is unable to complete its power-up routine successfully before the user lets qo of the push-button, the ACT8810QJ3## automatically shuts itself down.

### Figure 5:



- 15 -

## Sequence C

www.active-semi.com Copyright © 2010 Active-Semi, Inc.

System

Shutdown

Innovative Power<sup>™</sup>

ActivePMU<sup>™</sup> and ActivePath<sup>™</sup> are trademarks of Active-Semi. I<sup>2</sup>C<sup>™</sup> is a trademark of NXP.



## SYSTEM MANAGEMENT

### Sequence D

The ACT8810QJ4## which is set with "sequence D", has a system startup is initiated whenever the following condition occurs:

1) nPBIN is pushed low via  $100k\Omega$  resistance,

When ever this condition exists. the ACT8810QJ4## begins system its startup procedure by enabling REG1, When REG1 reaches 94% of its final regulation voltage, ACT8810QJ4## automatically turns on REG2, REG4, REG5 and nRSTO is asserted low, holding the microprocessor in reset for a user-selectable reset period of 260ms. when the reset timer expires, the nRSTO is deasserted and the microprocessor can begin its power-up sequence. Once the power-up routine is successfully completed, the system remains enabled after the push-button is released as long as the microprocessor asserts any one of ON1, ON2 or ON3, holding REG1, REG2, REG4, REG5, and enabling REG3. And any regulators could be enabled or disabled via the I<sup>2</sup>C interface.

start-up procedure requires This that the pushbutton be held until the microprocessor assumes control (by asserting any one of ON1, ON2, and ON3), providing protection against inadvertent momentary assertions of the pushbutton. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional time delay before asserting ON1, ON2, or ON3. If the microprocessor is unable to complete its power-up routine successfully before the user lets ao of the push-button, the ACT8810QJ4## automatically shuts itself down.

### Figure 6:

#### Sequence D



Innovative Power<sup>™</sup>

- 16 -

Active  $PMU^{TM}$  and Active  $Path^{TM}$  are trademarks of Active-Semi.  $I^2C^{TM}$  is a trademark of NXP. Sequence E

The ACT8810QJ5## which is set with "sequence E", has a system startup is initiated whenever the following conditions occurs:

- 1) A valid input voltage is present at VIN, or
- 2) nPBIN is pushed low via  $100k\Omega$  resistance,

this condition When exists, ever the ACT8810QJ5## begins its system startup procedure by enabling REG1. When REG1 reaches 94% of its final regulation voltage, ACT8810QJ5## automatically turns on REG2, REG3, REG4, REG5 and nRSTO is asserted low, holding the microprocessor in reset for a user-selectable reset period of 260ms. If  $V_{OUT1}$  is within 6% of its regulation voltage when the reset timer expires, the nRSTO is de-asserted, and the microprocessor can begin its power-up sequence. Once the power-up routine is successfully completed, the system remains enabled after the push-button is released as long as the microprocessor asserts any one of ON1, ON2 or ON3, and REG4, REG5 may be enabled or disabled via the I<sup>2</sup>C interface.

procedure requires that This start-up the pushbutton be held until the microprocessor assumes control (by asserting any one of ON1, ON2, and ON3), providing protection against inadvertent momentary assertions of the pushbutton. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional time delay before asserting ON1, ON2, or ON3. If the microprocessor is unable to complete its power-up routine successfully before the user lets go of the push-button or un-plug charger input, the ACT8810QJ5## automatically shuts itself down.

#### Figure 7: Sequence E



www.active-semi.com Copyright © 2010 Active-Semi, Inc.



**STEP-DOWN DC/DC CONVERTERS** 

## **ELECTRICAL CHARACTERISTICS (REG1)**

(V\_{VSYS} = 3.6V, T\_A = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
VP1 Operating Voltage Range		2.9		5.5	V
VP1 UVLO Threshold	Input Voltage Rising	2.7	2.8	2.9	V
VP1 UVLO Hysteresis	Input Voltage Falling		85		mV
Quiescent Supply Current			130	200	μA
Shutdown Supply Current	REG1 is disabled, $V_{VP1}$ = 4.2V		0.1	1	μA
	V <sub>NOM1</sub> < 1.5V, I <sub>OUT1</sub> = 10mA	-2.1%	$V_{\text{NOM1}}$	+2.1%	V
Output Voltage Accuracy	$V_{NOM1} \ge 1.5V$ , $I_{OUT1} = 10mA$	-1.5%	$V_{\text{NOM1}}$	+1.5%	v
Line Regulation	$V_{VP1}$ = Max( $V_{NOM1}$ + 1V, 3.2V) to 5.5V		0.15		%/V
Load Regulation	I <sub>OUT1</sub> = 10mA to 1.3A		0.0017		%/mA
Current Limit		1.4	1.8		А
	$V_{OUT1} \ge 20\%$ of $V_{NOM1}$	1.35	1.6	1.85	MHz
Oscillator Frequency	V <sub>OUT1</sub> = 0V		540		kHz
PMOS On-Resistance	I <sub>SW1</sub> = -100mA		0.16	0.24	Ω
NMOS On-Resistance	I <sub>SW1</sub> = 100mA		0.16	0.24	Ω
SW1 Leakage Current	$V_{VP1}$ = 5.5V, $V_{SW1}$ = 5.5V or 0V			1	μA
Power Good Threshold			94		%V <sub>NOM1</sub>
Minimum On-Time			60		ns

 $\oplus: V_{NOM1}$  refers to the nominal output voltage level for  $V_{OUT1}$  as defined by the Ordering Information section.



## **STEP-DOWN DC/DC CONVERTERS**

## **ELECTRICAL CHARACTERISTICS (REG2)**

( $V_{VSYS}$  = 3.6V,  $T_A$  = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VP2 Operating Voltage Range		2.9		5.5	V
VP2 UVLO Threshold	Input Voltage Rising	2.7	2.8	2.9	V
VP2 UVLO Hysteresis	Input Voltage Falling		85		mV
Quiescent Supply Current			130	200	μA
Shutdown Supply Current	REG2 Disabled, $V_{VP2}$ = 4.2V		0.1	1	μA
Output Voltage Regulation Acouracy	V <sub>NOM2</sub> < 1.5V, I <sub>OUT2</sub> = 10mA	-2.1%	$V_{\text{NOM2}} {}^{\rm \tiny (I)}$	+2.1%	V
	$V_{NOM2} \ge 1.5V$ , $I_{OUT2} = 10mA$	-1.5%	$V_{NOM2}$	+1.5%	v
Line Regulation	$V_{VP2}$ = Max( $V_{NOM2}$ + 1V, 3.2V) to 5.5V		0.15		%/V
Load Regulation	I <sub>OUT2</sub> = 10mA to 1.0A		0.0017		%/mA
Current Limit		1.15	1.45		А
Oppillator Fraguenov	$V_{OUT2} \ge 20\%$ of $V_{NOM2}$	1.35	1.6	1.85	MHz
Oscillator Frequency	V <sub>OUT2</sub> = 0V		540		kHz
PMOS On-Resistance	I <sub>SW2</sub> = -100mA		0.25	0.38	Ω
NMOS On-Resistance	I <sub>SW2</sub> = 100mA		0.17	0.26	Ω
SW2 Leakage Current	$V_{VP2}$ = 5.5V, $V_{SW2}$ = 5.5V or 0V			1	μA
Power Good Threshold			94		$V_{NOM2}$
Minimum On-Time			60		ns

 $\bigcirc$ : V<sub>NOM2</sub> refers to the nominal output voltage level for V<sub>OUT2</sub> as defined by the Ordering Information section.



## **STEP-DOWN DC/DC CONVERTERS**

## **ELECTRICAL CHARACTERISTICS (REG3)**

(V<sub>VSYS</sub> = 3.6V,  $T_A$  = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VP3 Operating Voltage Range		2.9		5.5	V
VP3 UVLO Threshold	Input Voltage Rising	2.7	2.8	2.9	V
VP3 UVLO Hysteresis	Input Voltage Falling		85		mV
Quiescent Supply Current			130	200	μA
Shutdown Supply Current	REG3 Disabled, $V_{VP3}$ = 4.2V		0.1	1	μA
Output Voltage Regulation Accuracy	V <sub>NOM3</sub> < 1.5V, I <sub>OUT3</sub> = 10mA	-2.1%	$V_{\text{NOM3}}$	+2.1%	V
	V <sub>NOM3</sub> ≥ 1.5V, I <sub>OUT3</sub> = 10mA	-1.5%	$V_{NOM3}$	+1.5%	v
Line Regulation	$V_{VP3} = Max(V_{NOM3} + 1V, 3.2V)$ to 5.5V		0.15		%/V
Load Regulation	I <sub>OUT3</sub> = 10mA to 550mA		0.0017		%/mA
Current Limit		0.55	0.7		А
Oppillator Fraguenov	$V_{OUT3} \ge 20\%$ of $V_{NOM3}$	1.35	1.6	1.85	MHz
Oscillator Frequency	V <sub>OUT3</sub> = 0V		540		kHz
PMOS On-Resistance	I <sub>SW3</sub> = -100mA		0.46	0.69	Ω
NMOS On-Resistance	I <sub>SW3</sub> = 100mA		0.3	0.55	Ω
SW3 Leakage Current	$V_{VP3}$ = 5.5V, $V_{SW3}$ = 5.5V or 0V			1	μA
Power Good Threshold			94		%V <sub>NOM3</sub>
Minimum On-Time			60		ns

 $\bigcirc: V_{NOM3}$  refers to the nominal output voltage level for  $V_{OUT3}$  as defined by the Ordering Information section.



**STEP-DOWN DC/DC CONVERTERS** 

ACT8810

Rev 8. 08-Oct-10

### **TYPICAL PERFORMANCE CHARACTERISTICS**

 $(ACT8810QJ3EB, V_{VP1} = V_{VP2} = 3.6V, L = 3.3\mu\text{H}, C_{VP1} = C_{VP2} = 4.7\mu\text{F}, C_{OUT1} = 22\mu\text{F}, C_{OUT2} = 10\mu\text{F}, T_A = 25^{\circ}\text{C}, unless otherwise specified.})$ 





**OUT1 Regulation Voltage vs. Temperature** 



REG1 R<sub>DSON</sub> vs. VP1 Input Voltage



**OUT2 Regulation Voltage vs. Temperature** 







Innovative Power<sup>™</sup> ActivePMU<sup>™</sup> and ActivePath<sup>™</sup> are trademarks of Active-Semi. I<sup>2</sup>C<sup>™</sup> is a trademark of NXP.



**STEP-DOWN DC/DC CONVERTERS** 

ACT8810

Rev 8, 08-Oct-10

### **TYPICAL PERFORMANCE CHARACTERISTICS CONT'D**

(ACT8810QJ3EB,  $V_{VP3}$  = 3.6V, L = 3.3µH,  $C_{VP3}$  = 4.7µF,  $C_{OUT3}$  = 10µF,  $T_A$  = 25°C, unless otherwise specified.)



OUT3 Regulation Voltage vs. Tempera-







**STEP-DOWN DC/DC CONVERTERS** 

## **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

### Table 4:

### **REG1 Control Register Map**

ADDRESS	DATA										
ADDRE35	D7	D6	D5	D4	D3	D2	D1	D0			
10h	R	R	VSET1								
11h	R	R	R	R	R	R	R	R			
12h	R	R	R	R	R	nFLTMSK	ОК	ON			
13h	R	VRANGE		VSET0							

R: Read-Only bits. Default Values May Vary.

### Table 5:

### **REG1 Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION					
10h	VSET1	[5:0]	R/W	REG1 Standby Output Voltage Selection		See Table 4					
10h		[7:6]	R			READ ONLY					
11h		[7:0]	R			READ ONLY					
12h	ON	101		PEC1 Enable	0	REG1 Disable					
1211		[U]	F\/ V V	REGIENable	1	REG1 Enable					
10h	OK	[4]	Б	REC1 Power OK	0	Output is not OK					
1211	Űĸ	נין		R REGT Power-OK		Output is OK					
10h		101		REC1 Output Voltage Fault Mask Option	0	Masked					
1211	n⊦L⊺MSK	nFLTMSK	nFLTMSK	nFLTMSK	[2]	[2]	[2]	R/W	REGT Output voltage Fault Mask Option	1	Not Mask
12h		[7:3]	R			READ ONLY					
13h	VSET0	[5:0]	R/W	REG1 Output Voltage Selection		See Table 4					
12h		[6]		REC1 Voltage Range	0	Min V <sub>OUT</sub> = 0.8V					
1311			REGT Voltage Range	1	Min V <sub>OUT</sub> = 1.25V						
13h		[7]	R			READ ONLY					



## **STEP-DOWN DC/DC CONVERTERS**

## **REGISTER DESCRIPTIONS CONT'D**

Table 6:

### REG1/VSETx[] Output Voltage Setting

				REG1/VS	ETx[5:4]				
REG1/VSETx[3:0]	RI	EG1/VRAN	GE[ ] = [0]	D	REG1/VRANGE[ ] = [1]				
	00	01	10	11	00	01	10	11	
0000	Adjustable <sup>2</sup>	1.025	1.425	1.825	Adjustable	2.050	2.850	3.650	
0001	0.800	1.050	1.450	1.850	1.300	2.100	2.900	3.700	
0010	0.800	1.075	1.480	1.875	1.350	2.150	2.950	3.750	
0011	0.800	1.100	1.500	1.900	1.400	2.200	3.000	3.800	
0100	0.800	1.125	1.525	1.925	1.450	2.250	3.050	3.850	
0101	0.800	1.150	1.550	1.950	1.500	2.300	3.100	3.900	
0110	0.800	1.175	1.575	1.975	1.550	2.350	3.150	3.950	
0111	0.800	1.200	1.600	2.000	1.600	2.400	3.200	4.000	
1000	0.825	1.225	1.625	2.025	1.650	2.450	3.250	4.050	
1001	0.850	1.250	1.650	2.050	1.700	2.500	3.300	4.100	
1010	0.875	1.275	1.675	2.075	1.750	2.550	3.350	4.150	
1011	0.900	1.300	1.700	2.100	1.800	2.600	3.400	4.200	
1100	0.925	1.325	1.725	2.125	1.850	2.650	3.450	4.250	
1101	0.950	1.350	1.750	2.150	1.900	2.700	3.500	4.300	
1110	0.975	1.375	1.775	2.175	1.950	2.750	3.550	4.350	
1111	1.000	1.400	1.800	2.200	2.000	2.800	3.600	4.400	

 $\bigcirc$ : Care must be taken when adjusting the VRANGE[] selection at address 13h bit-6 to avoid undesired output voltage selections. The VRANGE bit allows selection of the two output voltage ranges available for REG1, REG2 and REG3 (VRANGE = 0 - V<sub>OUT</sub> range 0.8V to 2.2V, VRANGE = 1 - V<sub>OUT</sub> range 1.3V to 4.4V). It is recommended that the user first establishes if the new V<sub>OUT</sub> voltage is within the current selected voltage range (selected by VRANGE) prior to changing the value of the VRANGE bit.

②: Refer to the Output Voltage Programming section for more information.



**STEP-DOWN DC/DC CONVERTERS** 

## **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

### Table 7:

### **REG2 Control Register Map**

	DATA										
ADDRE33	D7	D6	D5	D4	D3	D2	D1	D0			
20h	R	R	VSET1								
21h	R	R	R	R	R	R	R	R			
22h	R	R	R	R	R	nFLTMSK	OK	ON			
23h	R	VRANGE			VS	ET0					

R: Read-Only bits. Default Values May Vary.

### Table 8:

### **REG2 Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION																								
20h	VSET1	[5:0]	R/W	REG2 Standby Output Voltage Selection		See Table 7																								
20h		[7:6]	R			READ ONLY																								
21h		[7:0]	R			READ ONLY																								
22h		[0]		PEC2 Enable	0	REG2 Disable																								
2211	ON	[0]		REG2 Enable	1	REG2 Enable																								
22h	OK	[4]	Р	REC2 Power OK	0	Output is not OK																								
2211	UK	[1]		REGZ FOWEI-OK	1	Output is OK																								
20h		[0]				Masked																								
2211	IIFLIMON	[4]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	[2]	FX/ V V	REG2 Output Voltage Fault Mask Option	1	Not Mask
22h		[7:3]	R			READ ONLY																								
23h	VSET0	[5:0]	R/W	REG2 Output Voltage Selection		See Table 7																								
22h		[6]		REC2 Voltage Renge	0	Min V <sub>OUT</sub> = 0.8V																								
2311			REGZ Voltage Ralige	1	Min V <sub>OUT</sub> = 1.25V																									
23h		[7]	R			READ ONLY																								



## **STEP-DOWN DC/DC CONVERTERS**

## **REGISTER DESCRIPTIONS CONT'D**

Table 9:

### REG2/VSETx[] Output Voltage Setting

				REG2/VS	ETx[5:4]			
REG2/VSETx[3:0]	RI	EG2/VRAN	GE[ ] = [0]	D	R	EG2/VRA	NGE[ ] = [1	]
	00	01	10	11	00	01	10	11
0000	Adjustable <sup>®</sup>	1.025	1.425	1.825	Adjustable	2.050	2.850	3.650
0001	0.800	1.050	1.450	1.850	1.300	2.100	2.900	3.700
0010	0.800	1.075	1.480	1.875	1.350	2.150	2.950	3.750
0011	0.800	1.100	1.500	1.900	1.400	2.200	3.000	3.800
0100	0.800	1.125	1.525	1.925	1.450	2.250	3.050	3.850
0101	0.800	1.150	1.550	1.950	1.500	2.300	3.100	3.900
0110	0.800	1.175	1.575	1.975	1.550	2.350	3.150	3.950
0111	0.800	1.200	1.600	2.000	1.600	2.400	3.200	4.000
1000	0.825	1.225	1.625	2.025	1.650	2.450	3.250	4.050
1001	0.850	1.250	1.650	2.050	1.700	2.500	3.300	4.100
1010	0.875	1.275	1.675	2.075	1.750	2.550	3.350	4.150
1011	0.900	1.300	1.700	2.100	1.800	2.600	3.400	4.200
1100	0.925	1.325	1.725	2.125	1.850	2.650	3.450	4.250
1101	0.950	1.350	1.750	2.150	1.900	2.700	3.500	4.300
1110	0.975	1.375	1.775	2.175	1.950	2.750	3.550	4.350
1111	1.000	1.400	1.800	2.200	2.000	2.800	3.600	4.400

 $\bigcirc$ : Care must be taken when adjusting the VRANGE[] selection at address 23h bit-6 to avoid undesired output voltage selections. The VRANGE bit allows selection of the two output voltage ranges available for REG1, REG2 and REG3 (VRANGE = 0 - V<sub>OUT</sub> range 0.8V to 2.2V, VRANGE = 1 - V<sub>OUT</sub> range 1.3V to 4.4V). It is recommended that the user first establishes if the new V<sub>OUT</sub> voltage is within the current selected voltage range (selected by VRANGE) prior to changing the value of the VRANGE bit.

②: Refer to the Output Voltage Programming section for more information.



**STEP-DOWN DC/DC CONVERTERS** 

## **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

### Table 10:

### **REG3 Control Register Map**

	DATA											
ADDRE33	D7	D6	D5	D4	D3	D2	D1	D0				
30h	R	R	VSET1									
31h	R	R	R	R	R	R	R	R				
32h	R	R	R	R	R	nFLTMSK	ОК	ON				
33h	R	VRANGE			VS	VSET0						

R: Read-Only bits. Default Values May Vary.

W/E: Write-Exact bits. Read/Write bits which must be written exactly as specified in Table 1

### Table 11:

### **REG3 Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION
30h	VSET1	[5:0]	R/W	REG3 Standby Output Voltage Selection		See Table 10
30h		[7:6]	R			READ ONLY
31h		[7:0]	R			READ ONLY
20h		[0]		REC2 Enable	0	REG3 Disable
5211	ON	[U]	F7/ V V	REG3 Ellable	1	REG3 Enable
206	OK	[4]	Р		0	Output is not OK
5211	UK		1	Output is OK		
206		[0]		PEC2 Output Voltage Foult Mask Option	0	Masked
3211	IIFLIMON	[2]	r./ v v	REGS Output voltage Fault Mask Option	1	Not Mask
32h		[7:3]	R			READ ONLY
33h	VSET0	[5:0]	R/W	REG3 Output Voltage Selection		See Table 10
22h		[6]		REC2 Voltage Range	0	Min V <sub>OUT</sub> = 0.8V
5511	VRANGE	[0]	F7/ V V	REGS Voltage Range	1	Min V <sub>OUT</sub> = 1.25V
33h		[7]	R			READ ONLY



**STEP-DOWN DC/DC CONVERTERS** 

## **REGISTER DESCRIPTIONS CONT'D**

### Table 12:

### REG3/VSETx[] Output Voltage Setting

	REG3/VSETx[5:4]										
REG3/VSETx[3:0]	RI	EG3/VRAN	GE[ ] = [0]	D	R	EG3/VRA	NGE[ ] = [1	]			
	00	01	10	11	00	01	10	11			
0000	Adjustable <sup>®</sup>	1.025	1.425	1.825	Adjustable	2.050	2.850	3.650			
0001	0.800	1.050	1.450	1.850	1.300	2.100	2.900	3.700			
0010	0.800	1.075	1.480	1.875	1.350	2.150	2.950	3.750			
0011	0.800	1.100	1.500	1.900	1.400	2.200	3.000	3.800			
0100	0.800	1.125	1.525	1.925	1.450	2.250	3.050	3.850			
0101	0.800	1.150	1.550	1.950	1.500	2.300	3.100	3.900			
0110	0.800	1.175	1.575	1.975	1.550	2.350	3.150	3.950			
0111	0.800	1.200	1.600	2.000	1.600	2.400	3.200	4.000			
1000	0.825	1.225	1.625	2.025	1.650	2.450	3.250	4.050			
1001	0.850	1.250	1.650	2.050	1.700	2.500	3.300	4.100			
1010	0.875	1.275	1.675	2.075	1.750	2.550	3.350	4.150			
1011	0.900	1.300	1.700	2.100	1.800	2.600	3.400	4.200			
1100	0.925	1.325	1.725	2.125	1.850	2.650	3.450	4.250			
1101	0.950	1.350	1.750	2.150	1.900	2.700	3.500	4.300			
1110	0.975	1.375	1.775	2.175	1.950	2.750	3.550	4.350			
1111	1.000	1.400	1.800	2.200	2.000	2.800	3.600	4.400			

 $\bigcirc$ : Care must be taken when adjusting the VRANGE[] selection at address 33h bit-6 to avoid undesired output voltage selections. The VRANGE bit allows selection of the two output voltage ranges available for REG1, REG2 and REG3 (VRANGE = 0 – V<sub>OUT</sub> range 0.8V to 2.2V, VRANGE = 1 – V<sub>OUT</sub> range 1.3V to 4.4V). It is recommended that the user first establishes if the new V<sub>OUT</sub> voltage is within the current selected voltage range (selected by VRANGE) prior to changing the value of the VRANGE bit.

②: Refer to the Output Voltage Programming section for more information.



## **STEP-DOWN DC/DC CONVERTERS**

### FUNCTIONAL DESCRIPTION

### **General Description**

REG1, REG2, and REG3 are fixed-frequency, current-mode, synchronous PWM step-down converters that are capable of supplying up to 1.3A, 1.0A, and 0.55A of output current, respectively. These regulators operate with a fixed frequency of 1.6MHz, minimizing noise in sensitive applications and allowing the use of small external components, and achieve peak efficiencies of up to 97%.

Each step-down DC/DC is available with a variety of standard and custom output voltages, which may be software-controlled by systems requiring advanced power management functions, via the I<sup>2</sup>C interface.

# Buck Regulator PFM/PWM Operating Modes

The buck converters offer PFM/PWM operating modes to maximize efficiency under both light and full load conditions. The device will automatically transition from fixed frequency PWM mode to PFM mode when the output current is approximately 100mA. In PFM mode, the device maintains output voltage regulation by adjusting the switching frequency. The device transitions into fixed frequency PWM mode when the output current reaches approximately 100mA.

### **100% Duty Cycle Operation**

REG1, REG2 and REG3 are each capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the high-side power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

### Synchronous Rectification

REG1, REG2 and REG3 each feature integrated channel synchronous rectifiers, maximizing efficiency and minimizing the total solution size and cost by eliminating the need for external rectifiers.

# Enabling and Disabling REG1, REG2 and REG3

REG1, REG2, and REG3 are typically enabled and disabled using the ACT8810's closed-loop enable/disable control scheme, including the nPBIN input. Refer to the *System Startup and Shutdown* section for more information about this function.

Each regulator is enabled when the following conditions are met:

- 1) ONx is asserted high to enable REGx,
- 2) REGx/ONx[] is set to 1 when ONx is high

In addition REG1, REG2, or REG3 may be enabled when nPBIN is pushed low via  $100k\Omega$  resistance. It depends on sequence is set. See the *Control Sequence* section for more information.

When none of these conditions are true, REG1, REG2 and REG3 are disabled, and each regulator's quiescent supply current drops to less than  $1\mu$ A.

### Power-OK

REG1, REG2 and REG3 each feature a variety of status bits that can be read by the system microprocessor. If any output falls below its power-OK threshold, typically 6% below the programmed regulation voltage, REGx/OK[] is cleared to 0.

### Soft-Start

REG1, REG2 and REG3 each include matched soft-start circuitry. When enabled, the output voltages track the internal 80µs soft-start ramp and both power up in a monotonic manner that is independent of loading on either output. This circuitry ensures that each output powers up in a controlled manner, greatly simplifying power sequencing design considerations.

### Compensation

REG1, REG2 and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. No compensation design is required; simply follow a few simple guide lines described below when choosing external components.

### **Input Capacitor Selection**

The input capacitor reduces peak currents and noise induced upon the voltage source. A  $4.7\mu$ F ceramic capacitor for each of REG1, REG2 and REG3 is recommended for most applications.

### **Output Capacitor Selection**

For most applications, 22µF ceramic output capacitors are recommended for REG1 and 10µF ceramic output capacitors are recommended for REG2, REG3. Although the these regulators were designed to take advantage of the benefits of ceramic capacitors, namely small size and very-low ESR, low-ESR tantalum capacitors can provide acceptable results as well.



## **STEP-DOWN DC/DC CONVERTERS**

1881()

Rev 8. 08-Oct-10

### FUNCTIONAL DESCRIPTION CONT'D

### **Inductor Selection**

REG1, REG2 and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range.

REG1, REG2 and REG3 of the device were optimized for operation with and  $3.3\mu$ H inductor, although inductors in the  $2.2\mu$ H to  $4.7\mu$ H range can be used.

Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current of the application by at least 30%.

### **Output Voltage Programming**

By default, REG1, REG2 and REG3 each power up and regulate to their default output voltage, as defined in the *Ordering Information* section. Once the system is enabled, each regulator's output voltage may be modified through either the I<sup>2</sup>C interface or the Voltage Selection (VSEL) pin.

### Programming via the I<sup>2</sup>C Interface

Following startup, REG1, REG2, and REG3 may be independently programmed to different values by writing to the REGx/VSETx[] and REGx/VRANGE[] registers via the I<sup>2</sup>C interface. To program each regulator, first select the desired output voltage range via the REGx/VRANGE[] bit. Each regulator supports two overlapping ranges; set REGx/VRANGE[] to 0 for voltages below 2.245V, set REGx/VRANGE[] to 1 for voltages above 1.25V.

Once the desired range has been selected, program the output to a voltage within that range by setting the REGx/VSETx bits. For more information about the output voltage setting options, refer to Tables 4, 7, and 10, for REG1, REG2, and REG3, respectively.

#### Programming with Adjustable Option

Figure 8 shows the feedback network necessary to set the output voltage when using the adjustable output voltage option. Select components as follows: Set  $R_{FB2} = 51k\Omega$ , then calculate  $R_{FB1}$  using the following equation:

$$R_{FB1} = R_{FB2} \left( \frac{V_{OUTx}}{V_{FBx}} - 1 \right)$$
(1)

Where  $V_{FBx}$  is 0.625V when REGx × VRANGE[] = 0 and 1.25V when REGx × VRANGE[] = 1

### Figure 8:

**Output Voltage Programming** 



Finally choose C<sub>FF</sub> using the following equation:

$$C_{FF} = \frac{2.2 \times 10^{-6}}{R_{FB1}}$$
(2)

Where  $R_{FB1} = 47k\Omega$ , use 47pF.

When using Adjustable Option, OUTx pins works as FBx function.

### **Output Voltage Selection Pin (VSEL)**

ACT8810's VSEL pin provides a simple means of alternating between two preset output voltage settings, such as may be needed for dynamic voltage selection (DVS). The operation of this pin is as follows: when VSEL is driven to GA or a logic low, the output voltages of REG1, REG2, and REG3 are each defined by their VSET0[] register. when VSEL is driven to VSYS or a logic high, the output voltages of REG1, REG2, and REG3 are each defined by their VSET1[] register.

By default, each regulator's VSET0[] and VSET1[] registers are both programmed to the same voltage, as defined in the Ordering Information section. As a result, toggling VSET under default conditions has no affect. However, by re-programming one or more regulator's VSET0[] and/or VSET1[] registers, one can easily toggle these regulators' output voltages between two sets of voltages, such as to implement 'normal' and 'standby' modes in a system utilizing the ACT8810 to implement an advanced power management architecture.

### **PCB Layout Considerations**

High switching frequencies and large peak currents make PC board layout an important part of stepdown DC/DC converter design. A good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors.

Step-down DC/DCs exhibit discontinuous input current, so the input capacitors should be placed as



## STEP-DOWN DC/DC CONVERTERS

ACT8810

Rev 8, 08-Oct-10

### FUNCTIONAL DESCRIPTION CONT'D

close as possible to the IC, and avoiding the use of vias if possible. The inductor, input filter capacitor, and output filter capacitor should be connected as close together as possible, with short, direct, and wide traces. The ground nodes for each regulator's power loop should be connected at a single point in a starground configuration, and this point should be connected to the backside ground plane with multiple vias. The output node for each regulator should be connected to its corresponding OUTx pin through the shortest possible route, while keeping sufficient distance from switching nodes to prevent noise injection. Finally, the exposed pad should be directly connected to the backside ground plane using multiple vias to achieve low electrical and thermal resistance.



LOW-DROPOUT LINEAR REGULATORS

## **ELECTRICAL CHARACTERISTICS (REG4)**

(V\_{INL} = 3.6V, C\_{OUT4} = 1µF, T<sub>A</sub> = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INL Operating Voltage Range		2.6		5.5	V
INL UVLO Threshold	V <sub>INL</sub> Input Rising	2.4	2.5	2.6	V
UVLO Hysteresis	V <sub>INL</sub> Input Falling		0.1		V
Output Valtage Assuracy	T <sub>A</sub> = 25°C	-2%	$V_{\text{NOM4}} ^{\text{D}}$	+2%	V
Oulput vollage Accuracy	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	-3%	$V_{NOM4}$	+3%	v
Line Regulation Error	V <sub>INL</sub> = Max(V <sub>OUT5</sub> + 0.5V, 3.6V) to 5.5V		0		%/V
Load Regulation Error	I <sub>OUT5</sub> = 1mA to 360mA		-0.07		mV/mA
Power Supply Dejection Datie®	f = 1kHz, I <sub>OUT4</sub> = 360mA, C <sub>OUT4</sub> = 1µF		70		٩D
	f = 10kHz, I <sub>OUT4</sub> = 360mA, C <sub>OUT4</sub> = 1µF		60		uв
	Regulator Enabled		35		
Supply Current per Output	Regulator Disabled		0	μΑ	
Dropout Voltage <sup>®</sup>	I <sub>OUT4</sub> = 160mA, V <sub>OUT4</sub> > 3.1V		100	200	mV
Output Current				360	
Current Limit®	V <sub>OUT4</sub> = 95% of regulation voltage	400			mA
Internal Soft-Start			100		μs
Power Good Flag High Threshold	V <sub>OUT4</sub> , hysteresis = -2%		88		%
Output Noise	C <sub>OUT4</sub> = 10µF, f = 10Hz to 100kHz		40		$\mu V_{RMS}$
Stable C <sub>OUT4</sub> Range		1		20	μF
Discharge Resistor in Shutdown	LDO Disabled, DIS4[] = [1]		1000		Ω

 $\bigcirc: V_{NOM4}$  refers to the nominal output voltage level for  $V_{OUT4}$  as defined by the Ordering Information section.

②: PSRR is lower with  $V_{\text{SET}}$  < 1.25V

③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage at 1V differential voltage (for 2.8V output voltage or higher)

④: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 40% (typ)



## LOW-DROPOUT LINEAR REGULATORS

## **ELECTRICAL CHARACTERISTICS (REG5)**

(V\_{INL} = 3.6V, C\_{OUT5} = 1 $\mu$ F, T<sub>A</sub> = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INL Operating Voltage Range		2.6		5.5	V	
INL UVLO Threshold	V <sub>INL</sub> Input Rising	2.4	2.5	2.6	V	
UVLO Hysteresis	V <sub>INL</sub> Input Falling		0.1		V	
	T <sub>A</sub> = 25°C	-2%	$V_{NOM5}$	+2%	V	
Output voltage Accuracy	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	-3%	$V_{NOM5}$	+3%	v	
Line Regulation Error	$V_{INL} = Max(V_{OUT5} + 0.5V, 3.6V)$ to 5.5V		0		%/V	
Load Regulation Error	I <sub>OUT5</sub> = 1mA to 360mA		-0.07		mV/mA	
	f = 1kHz, I <sub>OUT5</sub> = 360mA, C <sub>OUT5</sub> = 1µF		70		dB	
	f = 10kHz, I <sub>OUT5</sub> = 360mA, C <sub>OUT5</sub> = 1µF		60			
	Regulator Enabled		35		<u>г</u> ,	
Supply Current per Output	Regulator Disabled		0		μΑ	
Dropout Voltage <sup>®</sup>	I <sub>OUT5</sub> = 160mA, V <sub>OUT5</sub> > 3.1V		100	200	mV	
Output Current				360	mA	
Current Limit®	V <sub>OUT5</sub> = 95% of regulation voltage	400			mA	
Internal Soft-Start			100		μs	
Output Noise	C <sub>OUT5</sub> = 10µF, f = 10Hz to 100kHz		40		$\mu V_{\text{RMS}}$	
Stable COUT5 Range		1		20	μF	
Discharge Resistor in Shutdown	LDO Disabled, DIS5[ ] = [1]		1000		Ω	

 $\bigcirc$ : V<sub>NOM5</sub> refers to the nominal output voltage level for V<sub>OUT5</sub> as defined by the *Ordering Information* section.

 $\odot$ : PSRR is lower with V<sub>SET</sub> < 1.25V

③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage at 1V differential voltage (for 2.8V output voltage or higher)

④: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 40% (typ)



## LOW-DROPOUT LINEAR REGULATORS

ACT8810

Rev 8, 08-Oct-10

## **TYPICAL PERFORMANCE CHARACTERISTICS**

(ACT8810QJ3EB,  $V_{VSYS}$  = 5V,  $T_A$  = 25°C, unless otherwise specified.)





**Output Voltage Deviation vs. Temperature** 













# Rev 8, 08-Oct-10

ACT8810

### **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

Table 13:

### REG45 Control Register Map

				DA	TA			
ADDRE35	D7	D6	D5	D4 D3 D2 D1 D				
40h	DIS4	R	ON4	VSET4				
41h	DIS5	R	ON5			VSET5		
43h	R	R	R	R	R	R	nFLTMSK	OK

R: Read-Only bits. Default Values May Vary.

### Table 14:

### **REG45 Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION	
40h	VSET4	[4:0]	R/W	REG4 Output Voltage Selection		See Table 15	
40h	ONA	[6]		DEC4 Enable	0	REG4 Disable	
4011	UN4	ျ၁၂	R/W	REG4 Enable	1	REG4 Enable	
40h		[6]	R			READ ONLY	
40h		[7]		REC4 Disabarga Enabla	0	Discharge Disable	
4011	D134	[/]	r///	REG4 Discharge Enable	1	Discharge Enable	
41h	VSET5	[4:0]	R/W	REG5 Output Voltage Selection	See Table 15		
11h	ONE	[6]	5.44		0	REG5 Disable	
4 111	ONS	[၁]	R/W	REG5 Enable	1	REG5 Enable	
41h		[6]	R			READ ONLY	
41h	DISE	[7]		DECE Disabarga Enable	0	Discharge Disable	
4 111	D185	[/]	R/W	REGO Discharge Enable	1	Discharge Enable	
40h	OK	[0]	D		0	Output is not OK	
43N	UK	[U]	ĸ	REG4 Power-OK	1	Output is OK	
12h		[4]		REG4 Output Voltage Fault	0	Masked	
4311		[']	r:/ vv	Mask Option	1	Not Mask	
43h		[7:2]	R			READ ONLY	



## LOW-DROPOUT LINEAR REGULATORS

## **REGISTER DESCRIPTIONS CONT'D**

### Table 15:

### REG45/VSETx[] Output Voltage Setting

	REG45CFG/VSETx[4:3]						
	00	01	10	11			
000	0.90	1.45	1.90	2.75			
001	1.00	1.50	2.00	2.80			
010	1.10	1.55	2.10	2.85			
011	1.20	1.60	2.20	2.90			
100	1.25	1.70	2.40	3.00			
101	1.30	1.75	2.50	3.10			
110	1.35	1.80	2.60	3.20			
111	1.40	1.85	2.70	3.30			





## LOW-DROPOUT LINEAR REGULATORS

### FUNCTIONAL DESCRIPTION

### **General Description**

REG4 and REG5 are low-noise, low-dropout linear regulators (LDOs) that are optimized for low noise and high-PSRR operation, achieving more than 60dB PSRR at frequencies up to 10kHz.

### LDO Output Voltage Programming

All LDOs feature independently-programmable output voltages that are set via the I<sup>2</sup>C serial interface, increasing the ACT8810's flexibility while reducing total solution size and cost. Set the output voltage by writing to the REG45CFG/VSETx[] registers.

### **Output Current Capability**

REG4 and REG5 each supply an output current of 360mA. Excellent performance is achieved over this load current range.

### **Output Current Limit**

In order to ensure safe operation under over-load conditions, each LDO features current-limit circuitry with current fold-back. The current-limit circuitry limits the current that can be drawn from the output, providing protection in over-load conditions. For additional protection under extreme over current conditions, current-fold-back protection reduces the current-limit by approximately 40% under extreme overload conditions.

### Enabling and Disabling the LDOs

All LDOs feature independent enable/disable control via the I<sup>2</sup>C serial interface. Independently enable or disable each output by writing to the appropriate REG45CFG/ONx[] bit.

In addition REG4 or REG5 may be enable when nPBIN is pushed low via  $100k\Omega$  resistance. It depends on sequence is set. See the *Control Sequence* section for more information.

### **Power-OK**

REG4 features power-OK status bit that can be read by the system microprocessor via the  $I^2C$ interface. If an output voltage is lower than the power-OK threshold, typically 12% below the programmed regulation voltage, the corresponding REG45CFG/OK[] will clear to 0.

### Reference Bypass Pin

The ACT8810 contains a reference bypass pin

- 36 -

which filters noise from the reference, providing a low noise voltage reference to the LDOs. Bypass REFBP to GA with a  $0.01\mu$ F ceramic capacitor.

### **Optional LDO Output Discharge**

Each of the ACT8810's LDOs features an optional, independent output voltage discharge feature. When this feature is enabled, the LDO output is discharged to ground through a  $1k\Omega$  resistance when the LDO is shutdown. This feature may be enabled or disabled via the I<sup>2</sup>C interface by writing to the REG45CFG/DISx[] bits.

### **Output Capacitor Selection**

REG4 and REG5 each require only a small ceramic capacitor for stability. For best performance, each output capacitor should be connected directly between the OUTx and GA pins as possible, with a short and direct connection. To ensure best performance for the device, the output capacitor should have a minimum capacitance of  $1\mu$ F, and ESR value between  $10m\Omega$  and  $200m\Omega$ . High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

### **PCB Layout Considerations**

The ACT8810's LDOs provide good DC, AC, and noise performance over a wide range of operating conditions, and are relatively insensitive to layout considerations. When designing a PCB, however, careful layout is necessary to prevent other circuitry from degrading LDO performance. A good design places input and output capacitors as close to the LDO inputs and output as possible, and utilizes a star-ground configuration for all regulators to prevent noise-coupling through ground. Output traces should be routed to avoid close proximity to noisy nodes, particularly the SW nodes of the DC/DCs. REFBP is a filtered reference noise, and internally has a direct connection to the linear regulator controller. Any noise injected onto REFBP will directly affect the outputs of the linear regulators, and therefore special care should be taken to ensure that no noise is injected to the outputs via REFBP. As with the LDO output capacitors, the REFBP bypass capacitor should be placed as close to the IC as possible, with short, direct connections to the star-ground. Avoid the use of vias whenever possible. Noisy nodes, such as from the DC/DCs, should be routed as far away from REFBP as possible.



## RTC LOW-DROPOUT LINEAR REGULATOR

ACT8810

Rev 8, 08-Oct-10

## **ELECTRICAL CHARACTERISTICS (REG6)**

(T<sub>A</sub> = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Supply Range		2.6		5.5	V
Output Voltage Accuracy	T <sub>A</sub> = 25°C	-2%	$V_{\text{NOM6}}^{\text{D}}$	+2%	V
	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	-3%	$V_{NOM6}$	+3%	V
Line Regulation Error	$V_{INL} = V_{OUT6} + 0.5V$ to $V_{INL} = 5.5V$		0.1		%/V
Load Regulation Error	I <sub>OUT6</sub> = 0mA to 30mA		-0.01		%/mA
Input Supply Current	ON1 = ON2 = ON3 = GA		6	12	μA
Dropout Voltage <sup>®</sup>	I <sub>OUT6</sub> = 10mA		35	70	mV
Output Current				30	mA
Current Limit <sup>®</sup>	V <sub>OUT6</sub> = 95% of regulation voltage	45			mA
Stable COUT6 Range		1		20	μF

 $\bigcirc: V_{NOM6}$  refers to the nominal output voltage level for  $V_{OUT6}$  as defined by the Ordering Information section.

②: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage at 1V differential voltage (for 2.8V output voltage or higher)

③: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage.



## **RTC LOW-DROPOUT LINEAR REGULATOR**

## **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

Table 16:

### REG6 Control Register Map

		DATA								
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0		
42h	R	R	R	VSET6						

R: Read-Only bits. Default Values May Vary.

### Table 17:

### **REG6 Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION	DESCRIPTION
42h	VSET6	[4:0]	R/W	REG6 Output Voltage Selection	See Table 18
42h		[7:5]	R		READ ONLY

### Table 18:

### REG6/VSETx[] Output Voltage Setting

DECCCEC//SETv[2.0]	REG6CFG/VSETx[4:3]						
	00	01	10	11			
000	0.90	1.45	1.90	2.75			
001	1.00	1.50	2.00	2.80			
010	1.10	1.55	2.10	2.85			
011	1.20	1.60	2.20	2.90			
100	1.25	1.70	2.40	3.00			
101	1.30	1.75	2.50	3.10			
110	1.35	1.80	2.60	3.20			
111	1.40	1.85	2.70	3.30			





## **RTC LOW-DROPOUT LINEAR REGULATOR**

### FUNCTIONAL DESCRIPTION

### **General Description**

REG6 is an always-on, low-dropout linear regulator (LDO) that is optimized for RTC and backup-battery applications. REG6 features low-quiescent supply current, current-limit protection, and reverse-current protection, and is ideally suited for always-on power supply applications, such as for a real-time clock, or as a backup-battery or super-cap charger.

### **Output Voltage**

By default, REG6's output voltage is as defined in the Ordering Information section. However, this voltage may be programmed by writing to the REG6CFG/VSETx[] register via the I<sup>2</sup>C interface.

### **Reverse-Current Protection**

REG6 features internal circuitry that limits the reverse supply current to less than  $1\mu$ A when the input voltage falls below the output voltage, as can be encountered in backup-battery charging applications. REG6's internal circuitry monitors the input and the output, and disconnects internal circuitry and parasitic diodes when the input voltage falls below the output voltage, greatly minimizing backup battery discharge.

### **Typical Application**

#### Voltage Regulators

REG6 is ideally suited for always-on voltageregulation applications, such as for real-time clock and memory keep-alive applications. This regulator requires only a small ceramic capacitor with a minimum capacitance of  $1\mu$ F for stability. For best performance, the output capacitor should be connected directly between the output and GA, with a short and direct connection.

#### Figure 9:

#### **Typical Application of RTC LDO**



### Backup Battery Charging

REG6 features a constant current-limit, which protects the IC under output short-circuit conditions as well as provides a constant charge current, when operating as a backup battery charger.

As shown in Figure 10, REG6 features a CC/CV output characteristic, regulating its output voltage for load currents up to 30mA, and regulating output current when the load exceeds (typically) 60mA.

### Figure 10: REG6 Output Voltage







ACT8810 Rev 8, 08-Oct-10

## **ELECTRICAL CHARACTERISTICS**

 $(V_{CHG_{IN}} = 5V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS		ТҮР	MAX	UNIT
ActivePath	•				
CHG_IN Operating Voltage Range		4.35		6.0	V
CHG_IN UVLO Threshold	CHG_IN Voltage Rising	3.6	3.8	4.0	V
CHG_IN UVLO Hysteresis	CHG_IN Voltage Falling		0.8		V
CHG_IN OVP Threshold	CHG_IN Voltage Falling	6.0	6.5	7.0	V
CHG_IN OVP Hysteresis	CHG_IN Voltage Rising		350		mV
	$V_{CHG_{IN}} < V_{UVLO}$		20		μA
CHG IN Supply Current	$V_{CHG_{IN}} < V_{BAT}$ + 120mV, $V_{CHG_{IN}} > V_{UVLO}$	50	120	200	μA
	$V_{CHG_{IN}} > V_{BAT}$ + 120mV, $V_{CHG_{IN}} > V_{UVLO}$ Charger disabled, $I_{SYS}$ = 0mA		1.8		mA
CHG_IN to VSYS On-Resistance	I <sub>VSYS</sub> = 100mA		0.4	0.6	Ω
	ACIN = VSYS	1.5	2	3	А
CHG_IN to VSYS Current Limit	ACIN = GA, CHGLEV = GA	85	95	105	m۸
	ACIN = GA, CHGLEV = VSYS	400	450	500	ШA
VSYS AND DCCC REGULATIO	N				
VSYS Regulated Voltage	I <sub>VSYS</sub> = 10mA	4.4	4.6	4.8	V
DCCC Pull-Up Current	$V_{CHG_{IN}} > V_{BAT}$ + 120mV, Hysteresis = 50mV	92	100	108	μA
nSTATx OUTPUT					
nSTATx Sink Current	V <sub>nSTATx</sub> = 2V	3	5	7	mA
nSTATx Output Low Voltage	I <sub>nSTATx</sub> = 1mA			0.4	V
nSTATx Leakage Current	V <sub>nSTATx</sub> = 4.2V			1	μA
ACIN AND CHGLEV INPUTS					
CHGLEV Logic High Input Voltage		1.4			V
CHGLEV Logic Low Input Voltage				0.4	V
CHGLEV Leakage Current	V <sub>CHGLEV</sub> = 4.2V			1	μA
ACIN Logic High Input Voltage		1.4			V
ACIN Logic Low Input Voltage				0.4	V
ACIN Leakage Current	V <sub>ACIN</sub> = 4.2V			1	μA
TEMPERATURE SENSE COMP	PARATOR				
TH Pull-Up Current	$V_{CHG_{IN}} > V_{BAT}$ + 120mV, Hysteresis = 50mV	92	100	108	μA
$V_{TH}$ Upper Temperature Voltage Threshold ( $V_{THH}$ )	Hot Detect NTC Thermistor	0.485	0.500	0.525	V
$V_{TH}$ Lower Temperature Voltage Threshold ( $V_{THL}$ )	Cold Detect NTC Thermistor	2.47	2.52	2.57	V
V <sub>TH</sub> Hysteresis	Upper and Lower		30		mV



ACT8810 Rev 8, 08-Oct-10

## **ELECTRICAL CHARACTERISTICS CONT'D**

(V<sub>CHG\_IN</sub> = 5V, T<sub>A</sub> = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
CHARGER						
BAT Reverse Leakage Current	$V_{CHG_{IN}} = 0V,$	V <sub>BAT</sub> = 4.2V, I <sub>VSYS</sub> = 0mA		5		μA
BAT to VSYS On-Resistance				80		mΩ
	Fast Charge			1.02		V
ISET PIN Voltage	Precondition			0.12		
Charge Termination Voltage	$T_A$ = -20°C to	70°C	4.179	4.2	4.221	V
Charge remination voltage	$T_A$ = -40°C to	85°C	4.170		4.230	v
		ACIN = VSYS, CHGLEV = VSYS	-10%	<b>ISET</b> <sup>®</sup>	+10%	
		ACIN = VSYS, CHGLEV = GA	-16%	50%ISET	+16%	
Charge Current	V <sub>BAT</sub> = 3.5V, R <sub>ISET</sub> = 1.2kΩ	ACIN = GA, CHGLEV = VSYS	-10%	Smallest (450mA or ISET)	+10%	mA
		ACIN = GA, CHGLEV = GA	-10%	Smallest (90mA or ISET)	+10%	
	V <sub>BAT</sub> = 2.5V, R <sub>ISET</sub> = 1.2kΩ	ACIN = VSYS, CHGLEV = VSYS		12%ISET		
		ACIN = VSYS, CHGLEV = GA		12%ISET		1
Precondition Charge Current		ACIN = GA, CHGLEV = VSYS		12%ISET		mA
		ACIN = GA, CHGLEV = GA		Smallest (90mA or 12%ISET)		
Precondition Threshold Voltage	V <sub>BAT</sub> Voltage	Rising	2.75	2.85	2.95	V
Precondition Threshold Hysteresis	V <sub>BAT</sub> Voltage	Falling		100		mV
		ACIN = VSYS, CHGLEV = VSYS		10%ISET		
End of Charge Current Threshold	V <sub>BAT</sub> = 4.2V,	ACIN = VSYS, CHGLEV = GA		10%ISET		m۵
End-or-onarge ourrent mieshold	R <sub>ISET</sub> = 1.2kΩ	ACIN = GA, CHGLEV = VSYS		5%ISET		ША
		ACIN = GA, CHGLEV = GA		5%ISET		
Charge Restart Threshold	V <sub>SET</sub> - V <sub>BAT</sub> , V	BAT Falling	150	170	190	mV
Fast Charge Safety Timer	T <sub>NORMAL</sub>	R <sub>BTR</sub> = 62 kΩ		3		hr
Precondition Safety Timer	T <sub>PRECONDITION</sub>	R <sub>BTR</sub> = 62 kΩ		1 <sup>©</sup>		hr
THERMAL REGULATION						
Thermal Regulation Threshold			100		145	°C

 $\odot:$  ISET (mA) = K\_{ISET} \times 1V/(R\_{ISET} (k\Omega) +0.031) where K\_{ISET} = 628

 $@: T_{PRECONDITION} = T_{NORMAL} / 3 (typ)$ 



ACT8810 Rev 8, 08-Oct-10

### **TYPICAL PERFORMANCE CHARACTERISTICS**

 $(V_{CHG_{IN}} = 5V, R_{DCCC} = 20k, R_{ISET} = 680\Omega, T_A = 25^{\circ}C$ , unless otherwise specified.)



Charger Current vs. Battery Voltage (USB Mode)







SYS Voltage vs. SYS Current



Charger Current vs. Battery Voltage (USB Mode)







Innovative Power<sup>TM</sup> ActivePMU<sup>TM</sup> and ActivePath<sup>TM</sup> are trademarks of Active-Semi.  $I^2C^{TM}$  is a trademark of NXP.



ActivePath<sup>™</sup> CHARGER

## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

 $(V_{CHG_{IN}} = 5V, R_{DCCC} = 20k, R_{ISET} = 680\Omega, T_A = 25^{\circ}C$ , unless otherwise specified.)





## ActivePath<sup>™</sup> CHARGER

### FUNCTIONAL DESCRIPTION

### **General Description**

The ACT8810 incorporates Active-Semi's patentpending *ActivePath* architecture. *ActivePath* is a complete battery-charging and system powermanagement solution for portable hand-held equipment. This circuitry performs a variety of advanced battery-management functions, including automatic selection of the best available input supply, current-management to ensure system power availability, and a complete, high-accuracy (±0.5%), thermally regulated, full-featured singlecell linear Li+ charger with an integrated 12V power MOSFET.

### ActivePath Architecture

Active-semi's patent-pending *ActivePath* architecture performs three important functions:

- 1) Input Protection,
- 2) System Configuration Optimization, and
- 3) Battery-Management

### Input Protection

At the input of the ACT8810's *ActivePath* circuit is an internal, low-dropout linear regulator (LDO) that regulates the system voltage (VSYS). This LDO features a 12V power MOSFET, allowing the *ActivePath* system to withstand input voltages of up to 12V, and additionally includes a variety of other protection features, including current limit protection and input over-voltage protection.

The ActivePath circuitry provides a very simple means of implementing a solution that safely operates within the current-capability limitations of a USB port while taking advantage of the high outputcurrent capability of an AC adapter, when available.

ActivePath limits the total current drawn from the input supply to a value set by the ACIN input; when ACIN is driven to a logic-low ActivePath operates in "USB Mode" and limits the current to either 500mA (when CHGLEV is driven to a logic-high) or to 100mA (when CHGLEV is driven to a logic-low), and when ACIN is driven to a logic-high ActivePath operates in "AC-Mode" and limits the input current to 2A. In either case, ActivePath's DCCC circuitry, described below, allows the input overload protection to be adjusted to accommodate a wide range of input supplies.

### System Configuration Optimization

ActivePath circuitry automatically detects the state of the input supply, the battery, and the system, and automatically reconfigures itself to optimize the power system. If the input supply is present, ActivePath powers the system in parallel with charging the battery, so that system power and charge current can be independently managed to satisfy all system power requirements. This allows the battery to charge as quickly as possible, while ensuring that the total system current does not exceed the capability of the input supply. If the input supply is not present, however, then ActivePath automatically configures the system to draw power from the battery. Finally, if the input is present and the system current requirement exceeds the capability of the input supply, such as under momentary peak-power consumption conditions. ActivePath automatically configures itself for maximum power capability by drawing system power from both the battery and the input supply.

### **Battery Management**

ActivePath includes a full-featured battery charger for single-cell Li-based batteries. This charger is a full-featured, intelligent, linear-mode, single-cell charger for Lithium-based cells, and was designed specifically to provide a complete charging solution with minimum system design effort.

The core of the *ActivePath's* charger is a CC/CV (Constant-Current/Constant-Voltage), linear-mode charge controller. This controller incorporates current and voltage sense circuitry, an internal  $80m\Omega$  power MOSFET, a full-featured statemachine that implements charge control and safety features, and circuitry that eliminates the reverse-blocking diode required by conventional charger designs.

This charger also features thermal-regulation circuitry that protects it against excessive junction temperature, allowing the fastest possible charging times, as well as proprietary input protection circuitry that makes the charger robust against input voltage transients that can damage other chargers.

The charge termination voltage is highly accurate  $(\pm 0.5\%)$ , and features a selection of charge safety timeout periods that protect the system from operation with damaged cells. Other features include pin-programmable fast-charge current and



## ActivePath<sup>™</sup> CHARGER

### FUNCTIONAL DESCRIPTION CONT'D

two current-limited nSTAT0 and nSTAT1 outputs that can directly drive LED indicators or provide a logic-level status signal to the host microprocessor.

### Dynamic Charge Current Control (DCCC)

The ACT8810's *ActivePath* Charger features Dynamic Charge Current Control (DCCC) circuitry, which continuously monitors the input supply to prevent input overload conditions. DCCC reduces the charge current when the VSYS voltage decreases to  $V_{DCCC}$  and stops charging when VSYS drops below  $V_{DCCC}$  by 1.5% (typical).

The DCCC voltage threshold is programmed by connecting a resistor from DCCC to GA according to the following equation:

 $V_{DCCC} = 2 \times (I_{DCCC} \times R_{DCCC})$ (2)

Where  $R_{DCCC}$  is the value of the external resistor, and  $I_{DCCC}$  (100µA typical) is the value of the current sourced from DCCC.

Given the tolerances of the  $R_{DCCC}$  and  $I_{DCCC}$ , the DCCC voltage threshold should be programmed to be no less than 3.3V to prevent triggering the UVLO, and to be no larger than 4.4V to prevent engaging DCCC prematurely. A 19.1k (1%), or 18.7k (1%) resistor for  $R_{DCCC}$  is recommended.

### **Charger Current Programming**

The ACT8810's *ActivePath* charger features a flexible charge current-programming scheme that combines the convenience of internal charge current programming with the flexibility of resistor based charge current programming. Current limits and charge current programming are managed as a function of the ACIN and CHGLEV pins, in combination with  $R_{ISET}$ , the resistance connected to the ISET pin.

### ACIN and CHGLEV Inputs

ACIN is a logic input that configures the current-limit of *ActivePath's* linear regulator as well as that of the battery charger. ACIN features a precise 1.25V logic threshold, so that the input voltage detection threshold may be adjusted with a simple resistive voltage divider. This input also allows a simple, lowcost dual-input charger switch to be implemented with just a few, low-cost components.

When ACIN is driven to a logic high, the *ActivePath* operates in "AC-Mode" and the charger charges at

the current programmed by RISET,

ISET (mA) =  $K_{ISET} \times 1V/(R_{ISET} (k\Omega) + 0.031)$  (3)

where  $K_{ISET}$  = 628 when CHGLEV is driven to a logic high, and  $K_{ISET}$  = 314 when CHGLEV is driven to a logic low.

When ACIN is driven to a logic-low, the *ActivePath* circuitry operates in "USB-Mode", which enforces a maximum charge current setting of 500mA, if CHGLEV is driven to a logic-high, or 100mA, if CHGLEV is driven to a logic-low.

The ACT8810's charge current settings are summarized in the table below:

### Table 19:

### **ACIN and CHGLEV Inputs Table**

ACIN	CHGLEV	CHARGE CURRENT І <sub>СНG</sub> (mA)	PRECONDITION CHARGE CURRENT I <sub>CHG</sub> (mA)
0	0	90mA or ISET (Smallest one)	90mA or 12%ISET (Smallest one)
0	1	450mA or ISET (Smallest one)	12% × ISET
1	0	50% × ISET	12% × ISET
1	1	ISET	12% × ISET

Note that the actual charging current may be limited to a current that is lower than the programmed fast charge current due to the ACT8810's internal thermal regulation loop. See the *Thermal Regulation* and *Protection* section for more information.

### **Battery Temperature Monitoring**

The ACT8810 continuously monitors the temperature of the battery pack by sensing the resistance of its thermistor, and suspends charging if the temperature of the battery pack exceeds the safety limits.

In a typical application, shown in Figure 11, the TH pin is connected to the battery pack's thermistor input. The ACT8810 injects a 100 $\mu$ A current out of the TH pin into the thermistor, so that the thermistor resistance is monitored by comparing the voltage at TH to the internal V<sub>THH</sub> and V<sub>THL</sub> thresholds of 0.5V and 2.5V, respectively. When V<sub>TH</sub> > V<sub>THL</sub> or V<sub>TH</sub> < V<sub>THH</sub> charging and the charge timers are suspended. When V<sub>TH</sub> returns to the normal range, charging and the



## ActivePath<sup>™</sup> CHARGER

### FUNCTIONAL DESCRIPTION CONT'D

charge timers resume.

The net resistance from TH to GA required to cross the threshold is given by:

 $100\mu A \times R_{NOM} \times k_{HOT} = 0.5V \rightarrow R_{NOM} \times k_{HOT} = 5k\Omega$ 

 $100\mu A \times R_{NOM} \times k_{COLD} = 2.5V \rightarrow R_{NOM} \times k_{COLD} = 25k\Omega$ 

where  $R_{NOM}$  is the nominal thermistor resistance at room temperature, and  $k_{HOT}$  and  $k_{COLD}$  are the ratios of the thermistor's resistance at the desired hot and cold thresholds, respectively.

### Figure 11:

#### **Simple Configuration**



### **Design Procedure**

When designing with thermistors it is important to keep in mind that their nonlinear behavior typically allows one to directly control no more than one threshold at a time. As a result, the design procedure can change depending on which threshold is most critical for a given application.

Most application requirements can be solved using one of three cases,

- 1) Simple solution
- 2) Fix  $V_{THH}$ , accept the resulting  $V_{THL}$
- 3) Fix  $V_{THL}$ , accept the resulting  $V_{THH}$

The ACT8810 was designed to achieve an operating temperature range that is suitable for most applications with very little design effort. The simple solution is often found to provide reasonable results and should always be used first, then the design procedure may proceed to one of the other solutions if necessary.

In each design example, we refer to the Vishay NTHS series of NTCs, and more specifically those which follow a "curve 2" characteristic. For more information on these NTCs, as well as access to the resistance/temperature characteristic tables referred to in the example, please refer to the Vishay website at http://www.vishay.com/thermistors.

#### Simple Solution

The ACT8810 was designed to accommodate most requirements with very little design effort, but also provides flexibility when additional control over a design is required. Initial thermistor selection is accomplished by choosing one that best meets the following requirements:

$$R_{NOM} = 5k\Omega/k_{HOT}$$
, and

$$R_{NOM} = 25k\Omega/k_{COLD}$$

where  $k_{HOT}$  and  $k_{COLD}$  for a given thermistor can be found on its characteristic tables.

Taking a 0°C to 40°C application using a "curve 2" NTC for this example, from the characteristic tables one finds that  $k_{HOT}$  and  $k_{COLD}$  are 0.5758 and 2.816, respectively, and the  $R_{NOM}$  that most closely satisfies these requirements is therefore around 8.8k $\Omega$ . Selecting 10k $\Omega$  as the nearest standard value, calculate  $k_{COLD}$  and  $k_{HOT}$  as:

$$k_{COLD} = V_{THL}/(I_{TH} \times R_{NOM}) = 2.5V/(100\mu A \times 10k\Omega) = 2.5$$

$$k_{HOT} = V_{THH} / (I_{TH} \times R_{NOM}) = 0.5 V / (100 \mu A \times 10 k\Omega) = 0.5$$

Identifying these values on the curve 2 characteristic tables indicates that the resulting operating temperature range is 2°C to 44°C, vs. the design goal of 0°C to 40°C. This example demonstrates that one can satisfy common operating temperature ranges with very little design effort.

#### Fix V<sub>THH</sub>

For demonstration purposes, supposing that we had selected the next closest standard thermistor value of  $6.8k\Omega$  in the example above, we would have obtained the following results:

$$k_{COLD} = V_{THL}/(I_{TH} \times R_{NOM}) = 2.5V/(100\mu A \times 6.8k\Omega) = 3.67$$

$$k_{HOT} = V_{THH}/(I_{TH} \times R_{NOM}) = 0.5V/(100\mu A \times 6.8k\Omega) = 0.74$$

which, according to the characteristic tables would have resulted in an operating temperature range of  $-6^{\circ}$ C to  $33^{\circ}$ C vs. the design goal of  $0^{\circ}$ C to  $40^{\circ}$ C.



## ActivePath<sup>™</sup> CHARGER

### FUNCTIONAL DESCRIPTION CONT'D

In this case, one can add resistance in series with the thermistor to shift the range upwards, using the following equation:

 $(V_{THH}/I_{TH}) = k_{HOT} (@40^{\circ}C) \times R_{NOM} + R$ 

 $R = (V_{THH}/I_{TH}) - k_{HOT} (@40^{\circ}C) \times R_{NOM}$ 

 $R = (2.5V/100\mu A) - 0.5758 \times 6.8k\Omega$ 

Finally,

 $R = 5k\Omega - 3.9k\Omega = 1.1k\Omega$ 

This result shows that adding  $1.1k\Omega$  in series with the thermistor sets the net resistance from TH to G to be 0.5V at 40°C, satisfying V<sub>THH</sub> at the correct temperature. Adding this resistance, however, also impacts the lower temperature limit as follows:

 $V_{THL}/I_{TH} = k_{COLD}(@TC) \times R_{NOM} + R$ 

 $k_{COLD}(@TC) = (V_{THL}/I_{TH}) - R)/R_{NOM}$ 

Finally,

 $k_{COLD}(@TC) = (25k\Omega - 1.1k\Omega)/6.8k\Omega = 3.51$ 

Reviewing the characteristic curves, the lower threshold is found to move to  $-5^{\circ}$ C, a change of only 1°C. As a result, the system satisfies the upper threshold of 40°C with an operating temperature range of  $-5^{\circ}$ C to 40°C, vs. our design target of 0°C to 40°C. It is informative to highlight that due to the NTC behavior of the thermistor, the relative impact on the lower threshold is significantly smaller than the impact on the upper threshold.

### Fix V<sub>THL</sub>

Following the same example as above, the "unadjusted" results yield an operating temperature range of -6°C to 33°C vs. the design goal of 0°C to 40°C. In applications that favor  $V_{THL}$  over  $V_{THH}$ , however, one can control the voltage present at TH at low temperatures by connecting a resistor in parallel with  $I_{TH}$ . The desired resistance can be found using the following equation:

 $(I_{TH} + (V_{CHG_{IN}} - V_{THL})/R) \times k_{COLD} @0^{\circ}C) \times R_{NOM} = V_{THL}$ 

Rearranging yields

 $\mathsf{R} = (\mathsf{V}_{\mathsf{CHG}\_\mathsf{IN}} - \mathsf{V}_{\mathsf{THL}})/(\mathsf{V}_{\mathsf{THL}}/(\mathsf{k}_{\mathsf{COLD}}(@0^{\circ}\mathsf{C}) \times \mathsf{R}_{\mathsf{NOM}}) - \mathsf{I}_{\mathsf{TH}})$ 

 $\mathsf{R} = (5\mathsf{V} - 2.5\mathsf{V})/(2.5\mathsf{V}/(2.816\times 6.8k\Omega) - 100\mu\mathsf{A})$ 

R = 82kΩ

Adding  $82k\Omega$  in parallel with the current source increases the net current flowing into the thermistor, thus increasing the voltage at TH. Adding this resistance, however, also impacts the upper temperature limit:

 $V_{THH} = (I_{TH} + (V_{CHG_{IN}} - V_{THH})/R) \times k_{HOT} (@40^{\circ}C) \times R_{NOM}$ 

Rearranging yields,

 $k_{HOT}(@TC) = V_{THH}/(R_{NOM} \times (I_{TH} + (V_{CHG_{IN}} - V_{THH})/R))$ 

Reviewing the characteristic curves, the upper threshold is found to move to 45°C, a change of

## Figure 12:

Fix V<sub>THH</sub> Configuration





Innovative Power<sup>™</sup>

ActivePMU<sup>TM</sup> and ActivePath<sup>TM</sup> are trademarks of Active-Semi.  $I^2C^{TM}$  is a trademark of NXP.

www.active-semi.com Copyright © 2010 Active-Semi, Inc.



### FUNCTIONAL DESCRIPTION CONT'D

about 14°C. Adding the parallel resistance has allowed us to achieve our desired lower threshold of  $0^{\circ}$ C with an operating temperature range of  $0^{\circ}$ C to  $45^{\circ}$ C, vs. our design target of  $0^{\circ}$ C to  $40^{\circ}$ C.

### **Thermal Regulation**

The ACT8810's *ActivePath* charger features an internal thermal regulation loop that reduces the charging current as necessary to ensure that the die temperature does not rise beyond the thermal regulation threshold of 110°C. This feature protects the against excessive junction temperature and makes the device more accommodating to aggressive thermal designs. Note, however, that attention to good thermal designs is required to achieve the fastest possible charge time by maximizing charge current.

In order to account for the reduced charge current resulting from operation in thermal regulation mode, the charge timeout periods are extended proportionally to the reduction in charge current.

### **Charging Safety Timers**

The ACT8810 features a safety timer that is programmable via an external resistor ( $R_{BTR}$ ) connected from BTR to GA. The timeout period is calculated as show in Figure 14.

If the ACT8810 detects that the charger remains in precondition for longer than the precondition time out period (which determined as  $t_{CHG}/3$ ), the ACT8810 turns off the charger and generate a FAULT to ensure prevent charging a bad cell.

### **Charging Status Indication**

The ACT8810 provides two charge-status outputs, nSTAT0 and nSTAT1, which indicate charge status as defined in Table 20. nSTAT0 and nSTAT1 are open-drain outputs with internal 5mA current limits, which sink current when asserted and are high-Z otherwise, and are capable of directly driving LEDs without the need of current-limiting resistors or other external circuitry. To drive an LED, simply connect the LED between each pin and an appropriate supply (typically VSYS). For a logic level indication, simply connect a resistor from each output to a appropriate voltage supply.

### Table 20:

**Charging Status Indication Table** 

STATE	nSTAT0	nSTAT1
PRECONDITION	ON	ON
FAST-CHARGE, TOP-OFF	ON	OFF
END-OF-CHARGE	OFF	ON
FAULT, SUSPEND	OFF	OFF

### **Input Supply Detection**

The ACT8810's *ActivePath* charger is capable of withstanding voltages of up to 12V, protecting the system from fault conditions such as input voltage transients or application of an incorrect input supply. Although the ACT8810 can withstand a wide range of input voltages, valid input voltages for charging must be greater than the under-voltage lockout voltage (UVLO) and the over-voltage protection (OVP) thresholds, as described below.

### Under Voltage Lock Output (UVLO)

Whenever the input voltage applied to CHG\_IN falls below 3.0V (typ), an input under-voltage condition is detected and the charger is disabled. Once an input under-voltage condition is detected, the input must exceed the under-voltage threshold by at least 800mV for charging to resume.

### Over Voltage Protection (OVP)

If the charger detects that the voltage applied to CHG\_IN exceeds 6.5V (typ), an over-voltage condition is detected and the charger is disabled. Once an input over-voltage condition is detected, the input must fall below the OVP threshold by at least 350mV for charging to resume.

### **Reverse Leakage Current**

The ACT8810's *ActivePath* charger includes internal circuitry that eliminates the need for blocking diodes, reducing solution size and cost as well as dropout voltage relative to conventional battery chargers. When the voltage at CHG\_IN falls below  $V_{BAT}$ , the charger automatically reconfigures its power switch to minimize current drain from the battery.



ACT8810 Rev 8, 08-Oct-10

### Figure 14:



Figure 15: Typical Li+ Charge Profile and ACT8810 Charge States





ActivePath<sup>™</sup> CHARGER

### Figure 16: Charger State Diagram





END-OF-CHARGE State

## ActivePath<sup>™</sup> CHARGER

### FUNCTIONAL DESCRIPTION CONT'D

### **Charger State-Machine**

### PRECONDITION State

charging cycle begins with Α new the PRECONDITION state, and operation continues in this state until  $V_{\text{BAT}}$  exceeds the Precondition Threshold Voltage of 2.85V (typ). When operating in PRECONDITION state, the cell is charged at a reduced current, 12% of the programmed maximum fast-charge constant current, ISET. Once VBAT reaches the Precondition Threshold Voltage the state machine jumps to the FAST-CHARGE state. If V<sub>BAT</sub> does not reach the Precondition Threshold Voltage before the Precondition Timeout period t<sub>PRECONDITION</sub> expires, then a damaged cell is detected and the state machine jumps to the TIMEOUT-FAULT State. For the Precondition Timeout period, see the Charging Safety Timers section for more information.

### FAST-CHARGE State

In FAST-CHARGE state, the ACT8810 charges at the current programmed by  $R_{ISET}$  (see the *Current Limits* and *Charge Current Programming* section for more information). During a normal charge cycle fast-charge continues in CC mode until V<sub>BAT</sub> reaches the charge termination voltage (V<sub>TERM</sub>), at which point the ACT8810 jumps to the TOP-OFF state. If V<sub>BAT</sub> does not reach V<sub>TERM</sub> before the total time out period expires then state-machine will jump to the END-OF-CHARGE (EOC) state and will reinitiate a new charge cycle after 2-4ms "relax".

### TOP-OFF State

In the TOP-OFF state, the cell charges in constant voltage (CV) mode. In CV mode operation, the charger regulates its output voltage to the 4.20V (typ) charge termination voltage, and the charge current is naturally reduced as the cell approaches full charge. Charging continues until the charge drops to END-OF-CHARGE current current threshold, at which point the state machine jumps to the END-OF-CHARGE (EOC) state. If the statemachine does not jump out of the TOP-OFF state before the Total-Charge Timeout period expires, the state machine jumps to the EOC state and will reinitiate a new charge cycle if  $V_{\text{BAT}}$  falls below termination voltage 170mv (typ). For more information about the charge safety timers, see the Charging Safety Times section.

In the End-of-Charge (EOC) state, the ACT8810 presents a high-impedance to the battery, allowing the cell to "relax" and minimizes battery leakage current. The ACT8810 continues to monitor the cell voltage, so that it can re-initiate charging cycles when  $V_{BAT}$  drops to 170mV (typ) below the Charge Termination Voltage.

#### SUSPEND State

In the SUSPEND state, ACT8810 disables the charger but keeps other circuiting functional. Upon exiting the SUSPEND State, the charge timer is reset and the state machine jumps to PRECONDITION state.

### CHG\_IN Bypass Capacitor Selection

CHG\_IN is the power input for the ACT8810 battery charger. The battery charger is automatically enabled whenever a valid voltage is present on CHG\_IN. In most applications, CHG\_IN is connected to either a wall adapter or USB port. Under normal operation, the input of the charger will often be "hot-plugged" directly to a powered USB or wall adapter cable, and supply voltage ringing and overshoot may appear at the CHG\_IN pin.

In most applications a high quality capacitor connected from CHG IN to GA, placed as close as possible to the IC, is sufficient to absorb the energy. Wall-adapter powered applications provide flexibility input capacitor selection, but the USB in presents limitations specification to input capacitance selection. In order to meet both the USB 2.0 and USB OTG (On The Go) specifications while avoiding USB supply under-voltage conditions resulting from the current limit slew rate (100mA/µS) limitations of the USB bus, the CHG IN bypass capacitance value must to be between 4.7µF and 10µF for the ACT8810.

Ceramic capacitors are often preferred for bypassing applications due to their small size and good surge current ratings, but care must be taken in applications that can encounter hot plug conditions as their very low ESR, in combination with the inductance of the cable, can create a high-Q filter that induces excessive ringing at the CHG\_IN pin. This ringing can couple to the output and be mistaken as loop instability, or the ringing may be large enough to damage the input itself.

Innovative Power<sup>™</sup> ActivePMU<sup>™</sup> and ActivePath<sup>™</sup> are trademarks of Active-Semi. I<sup>2</sup>C<sup>™</sup> is a trademark of NXP.



ACT8810 Rev 8, 08-Oct-10

### FUNCTIONAL DESCRIPTION CONT'D

Although the CHG\_IN pin is designed for maximum robustness and an absolute maximum voltage rating of 14V for transients, attention must be given to bypass techniques to ensure safe operation.

As a result, design of the CHG\_IN bypass must take care to "de-Q" the filter. This can be accomplished by connecting a  $1\Omega$  resistor in series with a ceramic capacitor (as shown in Figure 17), or by using a tantalum or electrolytic capacitor to utilize it's higher ESR to dampen the ringing. For

additional protection in extreme situations, Zener diodes with 12V clamp voltages may also be used. In any case, it is always critical to evaluate voltage transients at the ACT8810 CHG\_IN pin with an oscilloscope to ensure safe operation.

### Figure 17:

### CHG\_IN Bypass Options for USB or Wall Adaptor Supplies





## PACKAGE OUTLINE AND DIMENSIONS

## PACKAGE OUTLINE

### TQFN55-40 PACKAGE OUTLINE AND DIMENSIONS



SYMBOL	DIMENSION IN MILLIMETERS		DIMENSION IN INCHES	
	MIN	MAX	MIN	MAX
А	0.700	0.800	0.028	0.031
A1	0.200 REF		0.008 REF	
A2	0.000	0.050	0.000	0.002
b	0.150	0.250	0.006	0.010
D	4.900	5.100	0.193	0.201
E	4.900	5.100	0.193	0.201
D2	3.450	3.750	0.136	0.148
E2	3.450	3.750	0.136	0.148
е	0.400 BSC		0.016 BSC	
L	0.300	0.500	0.012	0.020
R	0.300		0.012	

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact <u>sales@active-semi.com</u> or visit <u>http://www.active-semi.com</u>.

Mativeseni<sup>®</sup> is a registered trademark of Active-Semi.

R