

CXA3328TN/EN

Analog Signal Processor RX-IF IC for W-CDMA Cellular Phones

Description

The CXA3328TN/EN is an analog signal processor RX-IF IC for W-CDMA cellular phones. This IC contains a gain control amplifier and quadrature demodulator.

Features

- Wide gain control range
- Linear gain slope
- Wide band (100 to 600MHz)
- Small package 16-pin TSSOP (CXA3328TN)
 - 16-pin VSON (CXA3328EN)
- Low voltage operation (2.7 to 3.3V)


Absolute Maximum Ratings


 Supply voltage 	Vcc	-0.3 to 5.5	V
 Operating temperature 	Topr	-55 to +125	°C
 Storage temperature 	Tstg	-65 to +150	°C
Operating ConditionsSupply voltageOperating temperature	Vcc Ta	2.7 to 3.3 –25 to +85	V °C

Structure

Bipolar silicon monolithic IC

Block Diagram





Sony reserves the right to change products and specifications without prior notice. This information does not convery any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Description

Pin No.	Symbol	Typical pin voltage [V]	Equivalent Circuit	Pin Description
1, 2	IN, INX	2.85	Vcc_IF 1 2 GND_IF	IF differential input.
3, 4	GND_IF	0		GCA, quadrature demodulator block ground.
5	Vcc_IF	2.85		GCA, quadrature demodulator block Vcc.
6	LOCAL SW		Contractions of the second sec	Local frequency division ratio setting. High: 1/4 frequency division Low: 1/2 frequency division
7	LOCAL IN		Vcc_IF 7 4 6 6 6 7 1 1 1 1 1 1 1 1	Local input.
8	GND_R	0		Local signal GND.
9, 10, 12, 13	I, IX, Q, QX	1.5	Vcc_BUF 9 10 12 13 GND_BUF	Baseband I, Q outputs.

Pin No.	Symbol	Typical pin voltage [V]		Pin Description
11, 14	GND_BUF	0		Output buffer block ground.
15	Vcc_BUF	2.85		Output buffer block Vcc.
16	VCONT		Vcc_IF 16k \$ 16k 40k 40k 12k \$ 12k GND_IF	Gain control voltage input.

Current Consumption

A1-	- 0		т.	0700)
(VC	C = Z	.85V,	1a =	27°C)

Item	Symbol	Conditions	Measure- ment circuit	Measure- ment point	Min.	Тур.	Max.	Unit
Current Consumption	Icc	Vcont = 1.3V	1	A	8	11	15	mA

I/O Resistance

(Vcc = 2.85V, Ta = 27°C)

Item	Symbol	Conditions	Measure- ment circuit	Measure- ment point	Min.	Тур.	Max.	Unit
Input resistance VCONT pin	Rivc	DC measurement: Viℕ = 2.85V	1	В	10	_	—	kΩ
LO input resistance	Rilo	DC measurement: In = 2mA	1	С	37.5	50	62.5	Ω
Output resistance I, IX, Q, QX pins	Ζουτ	DC measurement: Iout = 100µA	1	D, E F, G	80	250	550	Ω

IF I/O Resistance (Design Values)

(Vcc = 2.85V, Ta = 27°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
IF input resistance	R⊪	Differential between Pins 1 and 2 380MHz	_	2.6		kΩ
IF input capacitance	CIIF	Differential between Pins 1 and 2 380MHz	_	2	_	pF

Input Conditions

(Vcc = 2.85V, Ta = 27°C)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
IF input frequency 1	Frxif1	LOCAL SW = "L"	_	380		MHz
IF input frequency 2	Frxif2	LOCAL SW = "H"	_	190		MHz
LO input frequency	Flo		_	760	_	MHz
LO input level	Vlo		-18	-15	-12	dBm

GCA Block

(Vcc = 2.85V, Ta = 27°C)

					(- 2.00	.,	0,
Item	Symbol	Conditions	Measure- ment circuit	Measure- ment point	Min.	Тур.	Max.	Unit
Input conversion noise figure	NF	Gain = +65dB	3	A, B C, D		_	10	dB
Input conversion 3rd intercept	IIP3_1	Gain = +65dB FRXIF = 382MHz FLO = 760MHz LOCAL SW = "L"	2	A, B C, D	-58	_	_	dBm
point	IIP3_2	Gain = -10dB FRXIF = 382MHz FLO = 760MHz LOCAL SW = "L"	2	A, B C, D	-10	_	_	dBm
Gain flatness	GF	$F_{RXIF} = 382 \pm 2.5MHz$ LOCAL SW = "L" FLO = 2 × F_{RXIF} + 2MHz	2	A, B C, D	-0.25	_	0.25	dB
Minimum gain	Gmin	Vcont = 0.3 [V], 100mVp-p differential output $F_{RXIF} = 382MHz$ $F_{LO} = 760MHz$ LOCAL SW = "L"	2	A, B C, D	_	-25.5	-20.5	dB
Maximum gain	Gмах	Vcont = 2.3 [V], 100mVp-p differential output $F_{RXIF} = 382MHz$ $F_{LO} = 760MHz$ LOCAL SW = "L"	2	A, B C, D	67.5	72.5	_	dB
Gain temperature error	Gerr	Ta = -25 to +85°C	2	A, B C, D	-4		4	dB

Quadrature Demodulator Block


(Vcc = 2.85V, Ta = 27°C)

Item	Symbol	Conditions	Measure- ment circuit	Measure- ment point	Min.	Тур.	Max.	Unit
I/Q maximum output amplitude	Vmax	$ \begin{array}{l} R_{L} = 10 k\Omega, \ C_{L} = 10 pF \\ F_{RXIF} = 382 MHz \\ F_{LO} = 760 MHz \\ LOCAL \ SW = "L" \end{array} $	2	A, B C, D	500	_	_	mVp-p
I/Q output band width	VBW	–3dB band width	2	A, B C, D	5	13		MHz
I/Q phase error	Perr	FRXIF = 382MHz FLO = 760MHz LOCAL SW = "L"	2	A, B C, D	-4		4	deg
I/Q output amplitude balance	Vbl	FRXIF = 382MHz FLO = 760MHz LOCAL SW = "L"	2	A, B C, D	-1.5	_	1.5	dB
I-IX/Q-QX DC offset	Vofst	DC measurement	2	A, B C, D	-200		200	mV


Local Frequency Division Ratio

LOCAL SW (Pin 6)	Frequency division ratio
L	1/2
Н	1/4


Electrical Characteristics Measurement Circuit 1




Electrical Characteristics Measurement Circuit 2



Electrical Characteristics Measurement Circuit 3



Application Circuit




* Adjust this value so that the impedance matching with this IC is optimum.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Description of Operation


1. Outline of Operation

This IC performs the signal processing between the analog transmit baseband processing block and the analog transmit RF processing block of the cellular phone. The figure below shows the general circuit block diagram for the portable cellular phone using this IC. The input of this IC is connected to the analog RF processing block; the output is connected to the baseband signal processing block.



2. IC Internal Signal Flow


An IF signal and a local signal are input to this IC as shown in the figure below. The IF signal is gaincontrolled to the necessary level by the gain control amplifier and is input to the quadrature demodulator block. The local signal is 1/2 or 1/4 frequency-divided. Also, that signal becomes the quadrature I/Q local signal via the FF phase shifter and quadrature-demodulated with the IF signal to become the baseband signal.



Notes on Operation

1. IF Input

The IF signal is differentially input to the IN pin and INX pin of this IC. IF is input to the input pin by AC coupling. The value of the AC coupling is selected so that the transfer power from the receive RF circuit is maximum.




* This value must be the value taken for the optimum impedance matching between the BPF filter and this IC.


2. Notes on Power Supplies

The CXA3328TN/EN is designed to operate by a 2.85V stabilized power supply to allow use with the battery driven portable phones. Using multiple voltage regulators throughout the phone is recommended to minimize the power supply noise in the CXA3328TN/EN power supply input. The recommended power supply range for the CXA3328TN/EN is 2.7 to 3.3V. Decouple the power supplies around the CXA3328TN/ EN using 1µF capacitor for each Vcc pin. Locate this capacitor as close to the pins as possible, and minimize the series inductance for the pin connections. Using an additional 1nF decoupling capacitor in parallel to the 1µF capacitor is recommended to further reduce the high frequency noise in the power supply input to the CXA3328TN/EN.





Package Outline Unit: mm




16PIN TSSOP (PLASTIC)

PACKAGE STRUCTURE

SONY CODE	TSSOP-16P-L01
EIAJ CODE	
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.03g



16PIN VSON (PLASTIC)

PACKAGE STRUCTURE

SONY CODE	VSON-16P-01
EIAJ CODE	
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.02 g