

CMOS Static RAM 256K (32K x 8-Bit)

Features

- High-speed address/chip select time
- Military: 25/35/45/55/70/85/100ns (max.)
- Industrial: 25/35ns (max.)
- Commercial: 20/25/35ns (max.) low power only
- Low-power operation
- Battery Backup operation 2V data retention
- Produced with advanced high-performance CMOS technology
- Input and output directly TTL-compatible
- ٠ Available in standard 28-pin (300 or 600 mil) ceramic DIP, 28-pin (600 mil) plastic DIP, 28-pin (300 mil) SOJ and 32-pin LCC
- ٠ Military product compliant to MIL-STD-883, Class B

Description

The IDT 71256 is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

Address access times as fast as 20ns are available with power consumption of only 350mW (typ.). The circuit also offers a reduced power standby mode. When CS goes HIGH, the circuit will automatically go to and remain in, a low-power standby mode as long as CS remains HIGH. In the full standby mode, the low-power device consumes less than 15µW. typically. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 5µW when operating off a 2V battery.

The IDT71256 is packaged in a 28-pin (300 or 600 mil) ceramic DIP, a 28-pin 300 mil SOJ, a 28-pin (600 mil) plastic DIP, and a 32-pin LCC providing high board level packing densities.

The IDT71256 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



CMOS Static RAM 256K (32K x 8-Bit)

Pin Configurations

A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2	1 2 3 4 5 6 7 8 9 10 11 12 13	D28-3 P28-1 D28-1 SO28-5	28 27 26 25 24 23 22 21 20 19 18 17	 VCC WE A13 A8 A9 A11 OE A10 CS I/O7 I/O6 I/O5 I/O5 I/O4
I/O1	12		17	
I/O2	13		16	
	14		15	⊢ I/O₃







32-Pin LCC Top View

Military, Commercial, and Industrial Temperature Ranges

Truth Table⁽¹⁾

WE	<u>c</u> s	ŌĒ	I/O	Function				
Х	Н	Х	High-Z	Standby (ISB)				
Х	Vнс	Х	High-Z	Standby (Isb1)				
Н	L	Н	High-Z	Output Disabled				
Н	L	L	Dout	Read Data				
L	L	Х	Din	Write Data				

NOTE:

1. H = VIH, L = VIL, X = Don't care

2946 tbl 02

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Com'l.	Ind.	Mil.	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-40 to +85	-55 to +125	٥C
Tbias	Temperature Under Bias	-55 to +125	-55 to +125	-65 to +135	٥C
Tstg	Storage Temperature	-55 to +125	-55 to +125	-65 to +150	٥C
Ρτ	Power Dissipation	1.0	1.0	1.0	W
Ιουτ	DC Output Current	50	50	50	mA
				2	946 tbl 03

NOTE:

1.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Cvo	I/O Capacitance	Vout = 0V	11	pF
				2946 tbl 04

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

Pin Descriptions

Name	Description
A0 - A14	Address Inputs
I/Oo - I/O7	Data Input/Output
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

2946 thi 01

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2946 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0	V
Vil	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

DC Electrical Characteristics^(1,2) (Vcc = $5.0V \pm 10\%$, VLc = 0.2V, VHc = Vcc - 0.2V)

				S/L20	71256	S/L25	71256	S/L35	71256	S/L45	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l & Ind	Mil.	Com'l. & Ind	Mil.	Com'l.	Mil.	Unit
ICC	Dynamic Operating Current	S				150		140		135	mA
	$\overline{CS} \leq VIL$, Outputs Open Vcc = Max., fmax ⁽²⁾	4	135		115	130	105	120		115	
ISB	Standby Power Supply Current	S		-		20	_	20		20	mA
	(TTL Level), $\overline{CS} \ge V_{H}$, $Vcc = Max.,$ Outputs Open, $f = f_{MAX}^{(2)}$	L	3		3	3	3	3		3	
ISB1	Full Standby Power Supply Current	S	-			20	_	20		20	mA
	(CMOS Level), $\overline{CS} \ge VHc$, Vcc = Max., f = 0		0.4		0.4	1.5	0.4	1.5		1.5	
2946 tbl 0										946 tbl 07	

2946 tbl 06

			71256S/L55	71256S/L70	71256S/L85	71256S/L100	
Symbol	Parameter	Power	Mil.	Mil.	Mil.	Mil.	Unit
ICC	Dynamic Operating Current CS \leq VIL, Outputs Open	S	135	135	135	135	mA
	$V_{CC} = Max_{*r} f_{MAX}^{(2)}$	L	115	115	115	115	
ISB	Standby Power Supply Current	S	20	20	20	20	mA
	ISB Standby Power Supply Current (TTL Level), $\overline{CS} \ge VIH$, $Vcc = Max$., Outputs Open, f = fMax ⁽²⁾		3	3	3	3	
ISB1	Full Standby Power Supply Current (CMOS Level), CS ≥ VHc,	S	20	20	20	20	mA
	Vcc = Max., $f = 0$	L	1.5	1.5	1.5	1.5	

2946 tbl 08

NOTES:

1. All values are maximum guaranteed values.

2. fMAX = 1/tRc, all address inputs are cycling at fMAX; f = 0 means no address pins are cycling.



DC Electrical Characteristics (vcc = 5.0V ± 10%)

			IDT71256S						
Symbol	Parameter	Test Conditions	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Unit
lu	Input Leakage Current	Vcc = Max., VIN = GND to Vcc COM"L & IND.	—		10 5			5 2	μA
Ilo	Output Leakage Current	Vcc = Max., CS = V⊮, MIL. Vout = GND to Vcc COM"L & IND.			10 5			5 2	μA
Vol	Output Low Voltage	Iol = 8mA, Vcc = Min.			0.4	_		0.4	V
		IOL = 10mA, VCC = Min.			0.5			0.5	
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4			2.4			V

2946 tbl 10

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLc = 0.2V, VHc = Vcc - 0.2V)

)			Ty Vcc	p. ⁽¹⁾ c @		ах. с @	
Symbol	Parameter	Tes	t Condition	Min.	2.0V	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention								V
ICCDR	Data Retention Current		MIL. Com'l. & IND.				500 120	800 200	μA
tCDR	Chip Deselect to Data Retention Time	$\overline{CS} \ge VHC$	2	0		—			ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾					ns
	-								2946 tbl 11

NOTES:

- 1. $TA = +25^{\circ}C.$
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

Low Vcc Data Retention Waveform



AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71256	5L20 ⁽¹⁾	71256S25 71256L25		71256S35 71256L35		71256S45 ⁽³⁾ 71256L45 ⁽³⁾			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Unit	
Read Cy	rcle										
trc	Read Cycle Time	20		25	Ŧ	35	-	45		ns	
taa	Address Access Time		20	—	25		35		45	ns	
tacs	Chip Select Access Time		20		25		35		45	ns	
tclz ⁽²⁾	Chip Select to Output in Low-Z	5	-	5		5	_	5		ns	
tснz ⁽²⁾	Chip Deselect to Output in High-Z	_	10		11		15		20	ns	
tOE	Output Enable to Output Valid	-	10		11	_	15		20	ns	
tol.z ⁽²⁾	Output Enable to Output in Low-Z	2		2	_	2		0		ns	
tohz ⁽²⁾	Output Disable to Output in High-Z		8	2	10	2	15		20	ns	
tон	Output Hold from Address Change	5	_	5		5	—	5		ns	
Write Cy	/cle										
twc	Write Cycle Time	20		25		35		45		ns	
tcw	Chip Select to End-of-Write	15		20		30	_	40		ns	
taw	Address Valid to End-of-Write	15		20		30	_	40		ns	
tas	Address Set-up Time	0		0		0		0		ns	
twp	Write Pulse Width	15		20		30		35		ns	
twr	Write Recovery Time	0		0		0		0		ns	
tDW	Data to Write Time Overlap	11		13		15		20		ns	
twnz ⁽²⁾	Write Enable to Output in High-Z		10		11		15		20	ns	
tDH .	Data Hold from Write Time	0		0		0		0		ns	
tow ⁽²⁾	Output Active from End-of-Write	5		5		5		5		ns	
NOTES	•	•						•	•	2946 tbl 12	

NOTES:

1. 0° to +70°C temperature range only.

2. This parameter is guaranteed by device characterization, but is not production tested.

3. -55°C to +125°C temperature range only.

IDT71256S/L CMOS Static RAM 256K (32K x 8-Bit)

Military, Commercial, and Industrial Temperature Ranges

2946 tbl 13

AC Electrical Characteristics (Vcc = 5.0V + 10%, Military Temperature Ranges)

AC E	lectrical Characteristics (Vc	c = 5.0)V ± 10)%, Mi	litary	Temp	eratu	re Rar	iges)	
		71256S55 ⁽¹⁾ 71256L55 ⁽¹⁾		71256S70 ⁽¹⁾ 71256L70 ⁽¹⁾		71256S85 ⁽¹⁾ 71256L85 ⁽¹⁾		71256S100 ⁽¹⁾ 71256L100 ⁽¹⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
tRC	Read Cycle Time	55	_	70		85		100		ns
taa	Address Access Time		55		70	_	85		100	ns
tacs	Chip Select Access Time		55		70		85	_	100	ns
tcLz ⁽²⁾	Chip Select to Output in Low-Z	5	—	5	-	5		5	I	ns
tCHZ ⁽²⁾	Chip Deselect to Output in High-Z		25		30		35		40	ns
toe	Output Enable to Output Valid		25	_	30		35		40	ns
tolz ⁽²⁾	Output Enable to Output in Low-Z	0	—	0	-	0	X	0		ns
tohz ⁽²⁾	Output Disable to Output in High-Z	0	25	0	30	+	35		40	ns
tон	Output Hold from Address Change	5		5		5		5	_	ns
Write Cy	/cle									
twc	Write Cycle Time	55		70	Æ	85		100		ns
tcw	Chip Select to End-of-Write	50	_	60	-	70		80	_	ns
taw	Address Valid to End-of-Write	50	—	60		70		80		ns
tas	Address Set-up Time	0	-	0		0		0		ns
twp	Write Pulse Width	40	-	45		50		55		ns
twr	Write Recovery Time	0		0		0		0		ns
tDW	Data to Write Time Overlap	25	<u> </u>	30		35		40		ns
twnz ⁽²⁾	Write Enable to Output in High-Z		25		30		35		40	ns
tDH	Data Hold from Write Time (WE)	0		0		0		0		ns
tow ⁽²⁾	Output Active from End-of-Write	5		5		5		5		ns

NOTES:

-55° to +125°C temperature range only.
 This parameter is guaranteed by device characterization, but is not production tested.

Timing Waveform of Read Cycle No. 1⁽¹⁾



4. \overline{OE} is LOW.

5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)^(1,2,4,6)



Timing Waveform of Write Cycle No. 2 (\overline{CS} Controlled Timing)^(1,2,4)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} . 2. two is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.
- 6. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz +tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse width can be as short as the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tcw.



Datasheet Document History

11/4/99		Updated to new format
	Pp. 1–5, 9	Added Industrial Temperature Range offerings
	Pg. 1	Removed 30, 120, and 150ns military and 45ns commercial speed grade offerings.
	Pg. 2	Removed P28-2 package from DIP/SOJ Top View
	Pg. 3	Removed 30ns and 45ns (Commercial only) speed grade offerings from DC Electrical table
		Revised notes and footnotes
	Pg. 5	Removed 30ns speed grade offering from AC Electrical table
		Revised notes and footnotes
	Pg. 6	Expressed Military Temperature range on AC Electrical table
		Revised notes and footnotes
	Pg. 8	Removed Note 1 and renumbered notes and footnotes
	Pg. 9	Revised Ordering Information and presented by temperature range offering
	Pg. 10	Added Datasheet Document History
08/09/00		Not recommended for new designs



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax:408-492-8674 www.idt.com *for Tech Support:* sramhelp@idt.com 800 544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.