# · AY YUNDAI

# **HYCFL001 Series**

1MB x8/x16 Configurable FLASH Memory CARD

# DESCRIPTION

The HYCFL001 is the Flash memory card consisting of two 5V-only 4Mbit (512Kx8) Flash memory chips in a metal plate housing. The Hyundai Flash memory card is optimized for the application of data and file storage in the portable PC and various electronic equipment market segments in which low power consumption, enhanced ruggedness, compact size and high reliability are required. The Hyundai Flash memory card complies with the 68 pin PCMCIA/JEIDA international standards to provide system functionality and compatibility. The Hyundai Flash memory card can be read and written in either x8 or x16 mode which allows for flexible integration into various application systems. The HYCFL001 has a separate 16Kbit EEPROM for attribute memory space in which OEMs can write the Card Information Structure (CIS) at their site. The Hyundai Flash memory card replicates the functions of magnetic disk based storage systems on the PCMCIA software platforms supplied by various PCMCIA software vendors including SystemSoft Corporation, Phoenix Technologies and Award Software.

### **FEATURES**

- Low power Dissipation (x8 mode)
  - Max. 225mW for Read
- Max. 325mW for Erase/Write
- PCMCIA/JEIDA 68-pin Standard
  - Selectable x8/x16
- Single Power Supply of 5.0V± 5%
  - for Read, Write and Erase
- · High Performance
  - Max. 150ns Read Speed
- High Write/Erase Endurance
- Min. 100,000 cycles
- Write Protect Switch
- Seperate Attribute Memory
  - 2 Kbyte EEPROM
- Automatic Write and Erase Operation
  - Typ. 1.5s 64KB Sector Erase
- Typ. 16us Previously Erased Byte Write
- · Sector Erase Suspend/Resume

# PIN CONNECTION

# PIN DESCRIPTION

CD1/CD2	Card Detect
CE1/CE2	Card Enable
REG	Attribute Memory Select
A0-A25	Address Input
D0-D15	Data Input/Output
WE	Write Enable
ŌĒ	Output Enable
WP	Write Protect
BVD1/BVD2	Battery Voltage Detect
Vcc1/Vcc2	Power
Vss	Ground
NC	No Connection

This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied.

1FC08-01-MAR96

■ 4675088 0003906 T6T ■

©1996 Hyundai Semiconductor

# PIN NAME

PIN#	SIGNAL	1/0	FUNCTION	PIN#	SIGNAL	1/0	FUNCTION
1	Vss		Ground	35	Vss		Ground
2	D3	1/0	Data Bit 3	36	CD1	0	Card Detect
3	D4	1/0	Data Bit 4	37	D11	1/0	Data Bit 11
4	D5	1/0	Data Bit 5	38	D12	1/0	Data Bit 12
5	D6	1/0	Data Bit 6	39	D13	1/0	Data Bit 13
6	D7	1/0	Data Bit 7	40	D14	1/0	Data Bit 14
7	CE1	1	Card Enable	41	D15	1/0	Data Bit 15
8	A10	1	Address Bit 10	42	CE2	1	Card Enable 2
9	ŌĒ	j	Output Enable	43	NC		No Connect
10	A11	I	Address Bit 11	44	NC		No Connect
11	A9	ı	Address Bit 9	45	NC	1	No Connect
12	A8		Address Bit 8	46	A17	1	Address Bit 17
13	A13	1	Address Bit 13	47	A18	I	Address Bit 18
14	A14	1	Address Bit 14	48	A19	1	Address Bit 19
15	WE	1	Write Enable	49	NC		No Connect
16	NC		No Connect	50	NC		No Connect
17	VCC1		Power Supply	51	VCC2		Power Supply
18	NC		No Connect	52	NC		No Connect
19	A16	1	Address Bit 16	53	NC		No Connect
20	A15	1	Address Bit 15	54	NC		No Connect
21	A12	i	Address Bit 12	55	NC		No Connect
22	A7	- 1	Address Bit 7	56	NC		No Connect
23	A6	I	Address Bit 6	57	NC		No Connect
24	A5		Address Bit 5	58	NC		No Connect
25	A4		Address Bit 4	59	NC		No Connect
26	A3	ı	Address Bit 3	60	NC		No Connect
27	A2	ı	Address Bit 2	61	REG	1	Register Select
28	A1	ı	Address Bit 1	62	BVD2	0	Battery Vitg Detect 2
29	A0	L	Address Bit 0	63	BVD1	0	Battery Vitg Detect 1
30	D0	1/0	Data Bit 0	64	D8	1/0	Data Bit 8
31	D1	1/0	Data Bit 1	65	D9	1/0	Data Bit 9
32	D2	1/0	Data Bit 2	66	D10	1/0	Data Bit 10
33	WP	0	Write Protect	67	CD2	0	Card Detect
34	Vss		Ground	68	Vss		Ground
NOT							

NOTES:


I= Input to card, O= Output from card

I/O= Bi-directional NC= No connect

4675088	0003907	976		
				1FC08-01-MAR96

6

# **BLOCK DIAGRAM**



NOTE:

1. 1MB card : C0+ C1

2. 2MB card : C0+ C1+ C2+ C3

1FC08-01-MAR96 4675088 0003908 832 ■■

Powered by ICminer.com Electronic-Library Service CopyRight 2003

# **TRUTH TABLE: Common Memory**

MODE	REG	CE2	CE1	ŌĒ	WE	A0	D0-D7	D8-D15	NOTE
Standby	Х	Н	H	X	Х	Х	High-Z	High-Z	
READ								-	
x8 Read	Н	Н	L	L	Н	L	Even Byte Data Out	High-Z	1
x8 Read	Н	Н	L	L	Н	Н	Odd Byte Data Out	High-Z	2
x8 Read	Н	L	Н	L	Н	Х	High-Z	Odd Byte Data Out	3
x16 Read	Н	L	L	L	Н	Х	Even Byte Data Out	Odd Byte Data Out	
Output Disable	Н	X	Х	·H	Н	X	High-Z	High-Z	· · · · · · · · · · · · · · · · · · ·
WRITE	•		<u> </u>		•			·	
x8 Write	Н	Н	L	Н	L	L	Even Byte Data In	High-Z	1,4
x8 Write	Н	Н	L	Н	L	H	Odd Byte Data In	High-Z	2,4
x8 Write	Н	L	Н	Н	L	х	High-Z	Odd Byte Data In	3,4
x16 Write	Н	L	L	Н	L	Х	Even Byte Data In	Odd Byte Data In	5
Output Disable	Н	Х	Х	Н	L	Х	High-Z	High-Z	

#### NOTE:

8

- 1. Outputs or inputs the even(low) byte on D0-D7.
- 2. Outputs or inputs the odd(high) byte on D0-D7.
- 3. Outputs or inputs the odd(high) byte on D8-D15.
- 4. Refer to Table 1,2
- 5. Refer to Table 3

\_ 4675088 0003909 779 **■■** \_\_\_\_\_\_

# **TRUTH TABLE: Attribute Memory**

MODE	REG	CE2	CE1	OE	WE	AO	D0-D7 '	D8-D15	NOTE
Standby	Х	Н	Н	Х	Х	Х	High-Z	High-Z	
READ					•			,	
x8 Read	L	Н	L	L	Н	L	Even Byte Data Out	High-Z	
x8 Read	L	Н	L	L	Н	Н	Not Valid	High-Z	1
x8 Read	L	L	Н	L	Н	х	High-Z	Not Valid	1
x16 Read	L	L	L	L	Н	X	Even Byte Data Out	Not Valid	1
Output Disable	L	Х	X	Н	Н	X	High-Z	High-Z	
WRITE		•	•						
x8 Write	L	Н	L	Н	L	L	Even Byte Data In	High-Z	
x8 Write	L	Н	L	Н	L	Н	High-Z	High-Z	
x8 Write	L	L	Н	Н	L	Х	High-Z	High-Z	
x16 Write	L	L	L	Н	L	X	Even Byte Data In	High-Z	
Output Disable	L	X	X	Н	L	Х	High-Z	High-Z	†

### NOTE:

<sup>1.</sup> Only even(low) byte data is valid during Attribute Memory Read Operation.

# **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 55	С
TSTG	Storage Temperature	- 20 to 65	С
VIN	Input Voltage on Any Pin Relative to Vss	-2.0 to 7.0	٧
Vout	Output Voltage on Any Pin Relative to Vss	-2.0 to 7.0	٧
Vcc	Voltage on Vcc Relative to Vss	- 0.5 to 6.0	٧
los	Short Circuit Output Current	40	mA

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

# DC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	MAX.	UNIT	NOTE
lLI	Input Leakage Current	VCC= VCC+ 1.0 VSS ≤ VIN ≤ VCC		-300 -20	20	μА	
ILO	Output Leakage Current	Vcc= Vcc+ 1.0 Vss≤ Vout ≤ vcc	;		20	μА	
ICC1	Vcc Supply Current,		x8		45	mA	1
	Read		x16		90		
ICC2	Vcc Supply Current,		x8		65	mA	1
	Erase/Write		x16		130	1	
ICC3	Vcc Supply Current, CMOS Standby		1MB		0.7	mA	
VOL	Output Low Voltage	IOL= 3.2mA			0.4	٧	
Voн	Output High Voltage	IOH= 2.0mA		3.8	Vcc	V	1
VLKO	Low Vcc Lock-Out Voltage			3.2	4.2	V	

NOTE:

# **CAPACITANCE**

(TA= 25C, VCC= 5V± 5%, VSS= 0V, f= 1MHz, unless otherwise noted)

SYMBOL.	PARAMETER	MAX.	UNIT
CIN1	Input Capacitance (All pin except A1-A9)	31	pF
CIN2	Input Capacitance (A1-A9)	45	pF
COUT	Output Capacitance	31	pF
CD	Data Input/Output Capacitance (D0-D15)	31	pF

■ 4675088 0003912 263 ■

<sup>1.</sup> One Flash device active for x8, two Flash devices active for x16, all the others are in standby.

# **AC CHARACTERISTICS**

(TA= 0C to 55C, VCC= 5V ± 5%, VSS= 0, unless otherwise noted)

				FLOO1 150		
#	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTE
	READ OP	ERATION				
1	tRC	Random Read Cycle Time	150		ns	
2	taa	Address Access Time		150	ns	
3	tGE	Chip Enable Access Time		150	ns	
4	tOE	Output Enable to Output Valid		75	ns	
5	tcız	Chip Enable to Low-Z Output	5		ns	
6	tOLZ	Output Enable Low-Z Output	5		ns	
7	todf	Chip Disable to High-Z Output		75	ns	
8	tODF	Output Disable to High-Z Output		75	ns	
9	tOH	Output Hold From Address Change	5		ns	
	WRITE/ER	ASE OPERATIONS				
10	twc	Write Cycle Time	150		ns	
11	tas	Address Set-Up Time	20		ns	
12	tAH	Address Hold Time	55		ns	
13	tDS	Data Set-Up Time	50		ns	
14	tDH	Data Hold Time	20		ns	
15	twn	Write Recovery Time Before Read	6		ns	
16	tcs	Chip Enable Set-Up Time	0		ns	
17	tcH	Chip Enable Hold Time	20		ns	
18	twp	Write Pulse Width	45		ns	

	1	RASE OPERATIONS : CE Controlled		
10-1	twc	Write Cycle Time	150	ns
11-1	tAS	Address Set-Up Time	20	ns
12-1	tAH	Address Hold Time	55	ns
13-1	tDS	Data Set-Up Time	50	ns
14-1	tDH	Data Hold Time	20	ns
15-1	tOE	Output Enable Hold Time	20	ns
16-1	tws	Write Enable Set-Up Time Before CE	0	ns
17-1	twн	. Write Enable Hold Time	0	ns
18-1	fcP.	Chip Enable Pulse Width	65	ns

Command Sequence		Bus Cycle Reg'd	Cycle	1s Write	t Cycle	2 Write	nd Cycle	3rd Write Cy	/cle	Read	th I/Write rcle	5 Write	th Cycle	6th Write	Cycle
	1	Add	Date	Add	Deta	Add	Data	Add	Data	Add	Date	Add	Deta		
Reset/Read	4	HAAAH	AAH	5554H	55H	AAAAH	FOH	RA	RD						
Autoselect	4	AAAAH	AAH	5554H	55H	HAAAAH	90H	00H/02H	01H/A4H						
Byte Write	4	HAAAA	AAH	5554H	55H	HAAAA	AOH	PA	PD						
Segment Erase	6	HAAAA	AAH	5554H	55H	HAAAAH	80H	AAAAH	AAH	5554H	55H	AAAAH	10H		
Sector Erase	6	AAAAH	AAH	5554H	55H	HAAAA	HOS	HAAAA	AAH	5554H	55H	SA	30H		
Sector Erase Su	spend		Add =	X, Data :	BOH										
Sector Erase Re		T	Add =	X, Data :	= 30H										

Table 1. Command Sequence: Even Byte

# **MEMORY CARD OPERATIONS**

HYCFL001 is organized as an array of 512Kbit x 8 Flash memory devices. Each device has eight 64Kbyte sectors. Each device defines a logical address segment size.

Byte-wide erase operations could be executed in 4 ways :

- in increments of the segment size
- in increments of the sectors in individual segments
- all eight sectors in parallel within individual segments
- setected sectors of eight sectors within individual segments

When an additional loc current is supplied to the device, multiple segments can be erased simultaneously. Once a memory sector or segment is erased, any address location within the sector or segment can be programmed. Programming operations can only convert data bit "1" to data bit "0". The only way to convert data bit "0" to data bit "1" is to erase the whole 64Kbyte sector or 512Kbyte segment. The erase operation can be performed only in the sector unit in Flash Memory.

HYCFL001 contains two seperate memory spaces, common memory space and attribute memory space. The data in the common memory space can be altered in a similar way as an individual Flash device. On-Card address and data buffers activate the appropriate Flash device in Flash memory array. Each device internally latches the address and data during write operation. See Truth Table: Common Memory.

Attribute memory space can be activated with REG pin driven low. The Card Information Structure (CIS) is stored in attribute memory and CIS describes the card's capability and specification. Hyundai Flash Card has seperate 16Kbit EEPROM for attribute memory. CIS is stored in attribute memory space and starts from address 00000H. Only D0-D7 are active during attribute memory access and D8-D15 are ignored. Odd order bytes output invalid data. See Truth Table: Attribute Memory.

## **Word-Wide Operations**

HYCFL001 can be operated either in byte-wide or word-wide mode. In word-wide mode the Low byte (D0-D7) is activated when CE1 is low and A0 is low. The high byte (D8-D15) is activated when CE2 is low and A0 is Don't Care.

## **Byte-Wide Operations**

Byte-wide data is available for read and write on D0-D7 when CE1 is low and CE2 is high. Even and odd bytes are stored in separate memory segments, C0 and C1. Even bytes are accessed when A0 is low and odd bytes are accessed when A0 is high. In byte-wide mode Erase operation performs the data multiplexing on D0-D7 by changing the state of A0. Each memory sector or segment pair is addressed seperately for Erase operations.

### **Card Detection**

Each  $\overline{\text{CD}}$  pin should be read by the host system to see if the memory card is inserted correctly.  $\overline{\text{CD1}}$  and  $\overline{\text{CD2}}$ 

Table 2. Command Sequence: Odd Byte

Command Sequence	Bus Cycle Req'd	1st Write		2nd Write	d Cycle	3rd Write Cy	/cle		h /Write	5ti Write		6ti Write (	
		Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Deta
Reset/Read	4	AAABH	AAH	5555H	55H	AAABH	FOH	RA	RD				
Autoselect	4	AAABH	AAH	5555H	55H	AAABH	90H	00H/02H	01H/A4H		· · · · · · · · · · · · · · · · · · ·		
Byte Write	4	AAABH	AAH	5555H	55H	AAABH	AOH	PA	PD				
Segment Erase	6	AAABH	AAH	5555H	55H	AAABH	80H	AAABH	AAH	5555H	55H	AAABH	10H
Sector Erase	6	AAABH	HAA	5555H	55H	AAABH	80H	AAABH	AAH	5555H	55H	SA	30H
Sector Erase Su	spend		Add =	X, Data :	= BOH		-		L			1	
Sector Erase Re	sume		Add =	X, Data :	= 30H								

are internally tied to ground. If both bits are not detected, the system should indicate that the card must be reinserted.

## Write Protection

The Hyundai Flash memory card incorporates three types of protection for accidental data write. The first type is provided by the PCMCIA/JEIDA socket itself. In order to protect the card by appropriate power supply sequencing during hot insertion and removal, the power supply pin and control pin have specific pin lengths. The second type of protection is provided by the mechanical write protect switch. When this switch is activated, WE is forced high and Flash Command Register cannot receive any write commands. The third type is achieved when Vcc1 and Vcc2 are below VLKO(Lock Out Voltage). Each Flash memory device will reset the command register to read mode when input voltage is below VLKO.

## **MEMORY CARD BUS OPERATIONS**

## Read Enable

Memory card has two  $\overline{\text{CE}}(\text{Card Enable})$  pins. Both  $\overline{\text{CE}}$  pins must be active low in word-wide read access. In case of byte-wide access one  $\overline{\text{CE}}$  pin is activated.  $\overline{\text{CE}}$  pins control the selection between high and low byte memory segments and gates the power.  $\overline{\text{OE}}(\text{Output Enable})$  controls the gating of data accessed from memory segment outputs. The Flash memory device automatically powers up at the read/reset state. In this case, command sequence is not needed to read data. Standard microprocessor read cycles retrieve array data. This default value ensures no memory content is altered during power transition. See AC Characteristics and Timing diagrams.

### **Output Disable**

Data outputs from the card are disabled when  $\overline{\text{OE}}$  is at a logic level high. In this condition, outputs are in the high-impedance state.

### Standby Operations

Byte-wide read accesses activate half of the read/write output buffer(x16). In addition, only one memory segment is active between high and low order banks. Activating half of the output buffer is controlled by appropriate combinations of two CE. CE pin controls the power to the high and low order banks of the memory. Outputs of the memory bank which is not selected are in the high impedance state. Individual memory segment is activated by address decoders. The other memory segments are in standby condition. Active memory segments keep drawing power until current write or erase operations are completed if the card is deselected during these operations.

	4675088	0003915	T72	
14				1FC08-01-MAR96

Table 3. Command Sequence: Word

Command Sequence	Bus Cycle Req'd			2nd Write Cycle		3rd Write Cycle		4th Read/Write Cycle		5th . Write Cycle		6th Write Cycle	
		Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data
Reset/Read	4	AAAAH	AAAA	5554H	5555	AAAAH	FOFO	RA	RW				
Autoselect	4	AAAAH	AAAA	5554H	5555	AAAAH	9090	00H/02H	0101/A4A4				
Word Write	4	AAAAH	AAAA	5554H	5555	AAAAH	ADAD	PA	PW				
Segment Erase	6	AAAAH	AAAA	5554H	5555	AAAAH	8080	AAAAH	AAAA	5554H	5555	AAAAH	1010
Sector Erase	6	AAAAH	AAAA	5554H	5555	AAAAH	8080	AAAAH	AAAA	5554H	5555	SA	3030
Sector Erase Su	spend		Add =	X, Data	= B0H				<del>*</del>				
Sector Erase Re	sume		Add =	X, Data	= 30H								

# **Autoselect Operation**

Host system or external card reader/writer can read manufacturer and device ID codes from the card. Codes are available by writing 90H command to the command register of the memory segment. See Tables 1 and 2. Reading from address 00000H in any memory segment provides manufacturer ID while from 00002H provides device ID. Autoselect operation can be completed only after writing read/reset command sequences to the register.

## Write Operation

Write and erase operations can be performed when V<sub>CC1</sub> and V<sub>CC2</sub> are above 4.75V. This activates state machines of addressed memory segments. Command register is a latch which saves addresses, commands and data informations used by state machine and memory array. When WE and CE are at low, and OE is at high, the command register is enabled for write operations. The falling edge of WE latches address information and the rising edge of WE latches data/command information. Write or erase operation is performed by writing appropriate data patterns to the command registers of accessed Flash memory sectors or segments. See Table 1, 2 and 3.

## WORD-WIDE PROGRAMMING AND ERASING

### Word-Wide Programming

See Table 3. Word write command is A0A0H. Each byte is independently programmed.

## Word-Wide Erasing

Word-Wide erasing of memory segment pairs is similar to the word-wide programming. Erase word command is six bus cycle command sequence. Each byte is independently erased and verified. Each Flash memory device in the card is erased at different speeds. Therefore each device(byte) should be verified independently.

### CARD INFORMATION STRUCTURE

Hyundai Flash memory card contains seperate 2Kbyte EEPROM for Card Information Structure(CIS). 2Kbyte can be used for attribute memory space of memory card. This allows all of the Flash memory in the card to be used for the common memory space.

	4675088	0003916	909	
FC08-01-MAR96				15

Table 4. Memory Sector Address Table for Memory Segment C0

	A18	A17	A16	Address Range
SA0	0	0	0	00000H-0FFFFH
SA1	0	0	1	10000H-1FFFFH
SA2	0	1	0	20000H-2FFFFH
SA3	0	1	1	30000H-3FFFFH
SA4	1	0	0	40000H-4FFFFH
SA5	1	0	1	50000H-5FFFFH
SA6	1	1	0	60000H-6FFFFH
SA7	1	1	1	70000H-7FFFFH

**■ 4675088 0003917 845 ■** 

Ch0 171 C000 0000 011 042

Table 5. HYCFL001 CIS (TUPLE) DATA

ADDRESS	VALUE	DESCRIPTION	REMARK	ADDRES	VALUE	DESCRIPTION	REMARK
00H	01H	CISTPL_DEVICE		54H	6FH	0	
02H	03H	TPL_LINK		56H	6EH	n	
04H	53H	FLASH 150ns		58H	69H	i	
06H	0DH	1MB	CARD SIZE	5AH	63H	С	
08H	FFH	END OF DEVICE		5CH	73H	S	
0AH	17H	CISTPL_DEVICE_A	ATTRIBUTE MEMORY	5EH	20H	SPACE	
0CH	04H	TPL_LINK		60H	43H	С	
0EH	47H	EEPROM		62H	6FH	0	
10H	22H	150ns	SPEED	64H	2EH		
12H	39H	16Kb (2K X 8)	SIZE	66H	2CH	,	
14H	FFH	END OF DEVICE	,	68H	4CH	L	
16H	18H	CISTPL_JEDEC_C	FLASH DEVICE	6AH	74H	t	
18H	03H	TPL LINK		6CH	64H	d	
1AH	04H	FUJITSU-ID		6EH	2EH		-
1CH	A4H	MBM29F040A-ID		70H	00H	END TXT	
1EH	FFH	END OF DEVICE		72H	31H	1	
20H	1EH	CISTPL DEVICEGEO		74H	40H	М	
22H	06H	TPL LINK		76H	42H	В	
24H	02H	DGTPL BUS	BUS WIDTH= 2BYTE	78H	20H	SPACE	
26H	11H	DGTPL EBS	64K ERASE SIZE	7AH	46H	F	
28H	01H	DGTPL RBS	1 BYTE READ SIZE	7CH	4CH	L	
2AH	01H	DGTPL WBS	1 BYTE WRITE SIZE	7EH	41H	Ā	†
2CH	01H	DGTPL PART	PARTITION= 1	80H	53H	S	<u> </u>
2EH	01H	DGTPL HWIL	NO INTERLEAVE	82H	48H	- H	
30H	15H	CISTPL VERS 1		84H	20H	SPACE	
32H	37H	TPL LINK		86H	43H	С	
34H	04H	TPLLVI MAJOR		88H	41H	Α	
36H	00Н	TPLLVI MINOR		8AH	52H	R	
38H	48H	Н		8CH	44H	D	
3AH	79H	у		8EH	20H	SPACE	
зсн	75H	u		90H	48H	Н	
3EH	6EH	n		92H	59H	Y	
40H	64H	d		94H	43H	С	
42H	61H	a	1	96H	46H	F	
44H	69H	i		98H	4CH	L	
46H	20H	SPACE		9AH	30H	0	
48H	45H	E		9CH	30H	0	
4AH	6CH	1		9EH	31H	1	<del> </del>
4CH	65H	е		A0H	00H	END TXT	
4EH	63H	С	†	A2H	FFH	END OF LIST	
50H	74H	t		A4H		1	
52H	72H	r	1	A6H	1		
	1			A8H	<del>                                     </del>		

**4675088 0003918 781** 

1FC08-01-MAR96




Figure 1. Byte-Wide Programming Flow Chart

■ 4675088 0003919 618 ■ 1FC08-01-MAR96




Figure 2. Byte-Wide Erasure Flow Chart

■ 4675088 0003920 33T ■

1FC08-01-MAR96

19




Figure 3. Word-Wide Programming Flow Chart

■ 4675088 0003921 276 ■ 1FC08-01-MAR96




Figure 4. Word-Wide Erasure Flow Chart

**4675088 0003922 102** 

1FC08-01-MAR96 21





Figure 5. Read Operation Timing Diagram


4675088 0003923 049 **■**22 1FC08-01-MAR96



Note:

1. SA is the sector address for sector erase per Table 4.

Figure 6. Segment/Sector Byte Erase Operation Timing Diagram




#### Note:

- 1. Figure indicates last two bus cycles of four bus cycle sequence.
- 2. PA is address of the memory location to be programmed.
- 3. PD is data to be programmed at byte address.
- 4. D7 is the output of the complement of the data written to the device.
- 5. Dout is the output of the data written to the device.

Figure 7. Byte-Wide Write Operation Timing Diagram

■ 4675088 0003925 911 ■ 1FC08-01-MAR96



### Note

- 1. Figure indicates last two bus cycles of four bus cycle sequence.
- 2. PA is address of the memory location to be programmed.
- 3. PD is data to be programmed at byte address.
- 4. D7 is the output of the complement of the data written to the device.
- 5. DOUT is the output of the data written to the device.

Figure 8. Alternate CE Controlled Byte Write Operation Timing Diagram

**4**675088 0003926 858 **=** 

1FC08-01-MAR96 25