

2M x 32 SRAM MODULE

SYS322000ZK-015/020/025

Issue 1.2 : April 1999

semiconductor, inc

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Description

The SYS322000ZK is a plastic 64Mbit Static RAM Module offered in a low profile 72 pin ZIP package, organised as 2M x 32. The module utilises sixteen 512K x 8 SRAM's housed in TSOP II packages, surface mounted onto a dual FR4 epoxy PCB construction.

Four chip selects and the highest order address line are used to independently enable the eight bytes as well as the high or low block of addressable memory space. Reading or Writing is executed on individual or any combination of multiple bytes.

The module also incorporates on-board decoupling.

Features

- Access Times of 15/20/25 ns.
- 72 Pin Zig-zag-In-line Package (ZIP).
- 5 Volt Supply ± 10%.
- Operating Power (32bit mode) 7.60W (Max)
 Standby Current (CMOS) 935mW (Max)
- · Completely Static Operation.
- Equal Access and Cycle Times.
- All Inputs and Outputs Directly TTL Compatible.
- On-board Supply Decoupling Capacitors.

Block Diagram

See page 7.


Pin Functions

Address Inputs A0 - A20 D0 - D31 Data Input/Output CS1~4 Chip Selects Write Enable WE <u>OE</u> Output Enable No Connect NC Power (+5V) V_{cc} **GND** Ground

Package Details

Plastic 72 Pin ZIP

Pin Definition



DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)						
Parameter	Symbol	Min	Тур	Max	Unit	
Voltage on any pin relative to V _{ss}	$V_T^{(2)}$	-0.3	-	7.0	V	
Power Dissipation	P_{\scriptscriptstyleT}	-	-	16.0	W	
Storage Temperature	$T_{_{STG}}$	-55	-	125	°C	

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_T can be -2.0V pulse of less than 8ns.

Recommended Operation	ng Conditions					
Parameter		Symbol	Min	Тур	Max	Unit
Supply Voltage		V _{cc}	4.5	5.0	5.5	V
Input High Voltage		$V_{_{\mathrm{IH}}}$	2.2	-	V _{cc} +0.3	V
Input Low Voltage		$V_{_{\rm IL}}$	-0.3	-	0.8	V
Operating Temperature	(Commercial)	T_A	0	-	70	°C
	(Industrial)	T_Al	-40	-	85	°C

DC Electrical Characteristics (V _{CC} =	=5V±10	0%) TA 0 to 70 °C				
Parameter S	Symbol	Test Condition	Min	Тур	max	Unit
I/P Leakage Current Address, OE, WE	I _{LI}	$0V \le V_{IN} \le V_{CC}$	-32	-	32	μA
Output Leakage Current 8-bit mode	I_{LO}	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = \text{GND to } V_{\text{CC}}$	-32	-	32	μΑ
Operating Supply Current 32-bit mode	I _{CC1}	Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	1380	mΑ
Standby Supply Current TTL levels	I _{SB1}	$\overline{\text{CS}} = V_{IH}$	-	-	820	mΑ
CMOS levels	I _{SB2}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}\text{-}0.2\text{V}, 0.2 \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}\text{-}0.2\text{V}$	-	-	170	mΑ
Output Voltage	$V_{\scriptscriptstyle OL}$	$I_{OL} = 8.0 \text{mA}$	-	-	0.4	V
	V_{OH}	$I_{OH} = -4.0 \text{mA}$	2.4	-	-	V

Typical values are at V_{cc} =5.0V, T_A =25°C and specified loading. \overline{CS} above refers to $\overline{CS1}$ ~4.

Capacitance (V_{CC} =5 V ±10%, T_A =25°C)	Note: Capacitance calculated, not measured.	
Parameter	Symbol Test Condition max Unit	
Input Capacitance (Address, OE, WE)	$C_{IN1} V_{IN} = 0V$ 128 pF	
I/P Capacitance (other)	C_{IN2} $V_{IN} = 0V$ 10 pF	
I/O Capacitance	$C_{I/O} V_{I/O} = 0V$ 128 pF	

AC Test Conditions

Output Load


* Input pulse levels: 0V to 3.0V

* Input rise and fall times: 3ns

* Input and Output timing reference levels: 1.5V

* Output load: see diagram

* V_{cc} =5V±10%



Operation Truth Table

<u>cs</u>	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	X	Х	High Impedance	I _{SB1} , I _{SB2} , I _{SB3}	Standby
L	L	Н	Data Out	I _{CC1}	Read
L	Н	L	Data In	I _{CC1}	Write
L	L	L	Data In	I _{CC1}	Write
L	Н	Н	High-Impedance	I _{SB1} , I _{SB2} , I _{SB3}	High-Z


Notes : $H = V_{IH}$: $L = V_{IL}$: $X = V_{IH}$ or V_{IL}

AC OPERATING CONDITIONS

Read Cycle							
		015		020		025	
Parameter	Symbol	min	max	min	max	min	max
Read Cycle Time	t _{RC}	15	-	20	-	25	-
Address Access Time	t _{AA}	-	15	-	20	-	25
Chip Select Access Time	t _{ACS}	-	15	-	20	-	25
Output Enable to Output Valid	t_{OE}	-	7	-	9	-	13
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-
Chip Selection to Output in Low Z	$t_{\scriptscriptstyle{CLZ}}$	3	-	3	-	3	-
Output Enable to Output in Low Z	t _{OLZ}	0	-	0	-	0	-
Chip Deselection to O/P in High Z	t _{CHZ}	0	7	0	9	0	10
Output Disable to Output in High Z		0	7	0	9	0	10

Write Cycle							
		015		020		025	
Parameter	Symbol	min	max	min	max	min	max
Write Cycle Time	t_{wc}	15	-	20	-	25	-
Chip Selection to End of Write	t _{cw}	12	-	15	-	20	-
Address Valid to End of Write	t _{AW}	12	-	15	-	20	-
Address Setup Time	t _{AS}	0	-	0	-	0	-
Write Pulse Width	t _{WP}	10	-	12	-	15	-
Write Recovery Time	$t_{\sf WR}$	0	-	0	-	0	-
Write to Output in High Z	t _{whz}	0	7	0	9	0	10
Data to Write Time Overlap	t _{DW}	8	-	10	-	12	-
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-
Output active from end of write	t _{ow}	3	-	3	-	3	-


Read Cycle Timing Waveform (1,2)




AC Read Characteristics Notes

- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform(1,4)




Write Cycle No.2 Timing Waveform (1,5)



AC Write Characteristics Notes


- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of $\overline{CS1}$ -4 and \overline{WE} low.
- (3) If \overline{OE} , $\overline{CS1}\sim4$, and \overline{WE} are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) OE is continuously low.
- (6) Address is valid prior to or coincident with $\overline{CS1}\sim4$ and \overline{WE} low, too avoid inadvertant writes.
- (7) CS1~4 or WE must be high during address transitions.
- (8) When $\overline{CS1}\sim4$ are low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Block Diagram




Package Information Dimensions in mm

Plastic 72 Pin Zig-zag-In-line Package (ZIP)



Ordering Information



Note:

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Our products are not authorised for use as critical components in life support devices or systems without the express written approval of a company director.