

37kHz SAMPLING, 12-BIT A/D CONVERTER


FEATURES

- Complete 12-bit A/D converter with reference, clock and three state outputs
- Internal sample-and-hold amplifier
- Internal hold capacitor
- Pin compatible with industry standard 574
- 37kHz throughput
- Low power: 390mW

DESCRIPTION

The HS9474 is a complete HS574 A/D converter with internal sample-hold amplifier. Requiring no external sample-hold connections, the HS9474 is pin for pin compatible with the industry standard 574. It is specifically designed for systems applications where the sample-hold is an integral part of the conversion process. Incorporation of the sample-hold into the same circuit with the A/D converter reduces real estate, parts count, design time, and component interaction errors.


The sample-hold has a $7\mu\text{sec}$ acquisition time to 0.01% for a full 10V input change. A 1000 pF hold



capacitor is included in the circuit. Input voltage ranges available are $\pm 5\text{V}$ or 0 to $+10\text{V}$ for the -1 model and $\pm 10\text{V}$ for the -2 model.

The HS9474 is offered in a hermetically-sealed ceramic package for use over a wide temperature range and for MIL-STD-883 Rev. C requirements.

FUNCTIONAL DIAGRAM



SPECIFICATIONS

(Typical @ +25°C with V_{CC} = +15V, V_{EE} = -15V, V_{LOGIC} = +5V unless otherwise specified)

MODEL	HS 9474J	HS 9474K	HS 9474S	HS 9474T
RESOLUTION (max)	12 Bits	*	*	*
TYPE	Successive Approximation	*	*	*
ANALOG INPUTS				
Input Ranges				
- 1***	± 5V, 0 to +10V	*	*	*
- 2	± 10V	*	*	*
Input Impedance	10 ¹⁰ Ω			
DIGITAL INPUTS				
Logic Inputs				
CE, \overline{CS} , R/ \overline{C} , A ₀ , 12/8				
Logic 1	+2.4V min, +5.5V max	*	*	*
Logic 0	-0.5V min, +0.8V max	*	*	*
Current	±5μA max	*	*	*
Capacitance	5pF	*	*	*
Minimum Start Pulse				
CE-Positive	50nsec	*	*	*
\overline{CS} -Negative	50nsec	*	*	*
R/ \overline{C} -Negative	50nsec	*	*	*
DIGITAL OUTPUTS				
Logic Outputs				
DB ₁₁ , DB ₀ , STS				
Logic 0	+0.4V max, I _{SINK} ≤1.6mA	*	*	*
Logic 1	+2.4V min, I _{SOURCE} ≤500μA	*	*	*
Leakage (High Z State)	±5μA max (Data Bits Only)	*	*	*
Capacitance	5pF	*	*	*
Parallel Data				
Output Codes				
Unipolar	Positive True Binary	*	*	*
Bipolar	Positive True Offset Binary	*	*	*
REFERENCE				
Internal	10.00 ±0.1 Volts max	*	*	*
Output Current	1.5mA****	*	*	*
CONVERSION TIME				
	18μsec (25μsec max)	*	*	*
ACQUISITION TIME				
	7μsec (10μsec max)	*	*	*
ACCURACY				
Linearity (% of F.S.R. max)	±0.025	±0.012	±0.025	±0.012
Monotonicity (Bits) ²				
No Missing Codes	11	12	11	12
Offset ³				
Unipolar (% of F.S.R. max)	±0.05	*	*	*
Bipolar (% of F.S.R. max)	±0.25	±0.1	±0.25	±0.1
Gain ^{3, 4} (% of F.S.R. max)	±0.3	*	*	*
STABILITY				
Linearity (ppm/°C max)				
0°C to +70°C	±0.5	*	±0.5	**
-55°C to +125°C			±0.5	**
Unipolar Offset (ppm/°C max)				
0°C to +70°C	±10	±5		
-55°C to +125°C			±10	±5
Bipolar Offset (ppm/°C max)				
0°C to +70°C	±15	±10		
-55°C to +125°C			±15	±10
Gain (Scale Factor)(ppm/°C max)				
0°C to +70°C	±50	±27		
-55°C to +125°C			±50	±25
POWER SUPPLY				
V _{LOGIC}	+4.5 to +5.5 Volts @ 3mA max	*	*	*
V _{CC}	+13.5 to +16.5 Volts @ 12.5mA typ, 17mA max	*	*	*
V _{EE}	-13.5 to -16.5 Volts @ 8mA max	*	*	*
Power Dissipation	390mW max	*	*	*
Rejection ⁵				
V _{LOGIC}	±0.002%/%	*	*	*
V _{CC} , V _{EE}	±0.005%/%	*	*	*
TEMPERATURE RANGE				
Operating	0°C to +70°C	*	-55°C to +125°C	
Storage	-25°C to +85°C	*	-65°C to +150°C	


NOTES:

1. Conversion time shown for a complete 12 bit conversion. 2. T_{min} to T_{max}. 3. Externally adjustable to zero. See application information. 4. Connect 50Ω between REF OUT and REF IN initial gain and offset adjustable to zero. 5. Maximum change over rated supply range.

*Specifications same as HS 9474J. **Specifications same as HS 9474S.

Input range selected at factory *Recommend buffer for external use

PACKAGE OUTLINE



PIN ASSIGNMENTS

PIN	FUNCTION	PIN	FUNCTION
1	V _{LOGIC}	28	STS
2	12/ $\bar{8}$	27	DB ₁₁ (MSB)
3	CS	26	DB ₁₀
4	A ₀	25	DB ₉
5	R/ \bar{C}	24	DB ₈
6	CE	23	DB ₇
7	V _{CC}	22	DB ₆
8	REF OUT	21	DB ₅
9	ANA GND(AC)	20	DB ₄
10	REF IN	19	DB ₃
11	V _{EE}	18	DB ₂
12	BIP OFF	17	DB ₁
13*	10V _{IN} (-1)	16	DB ₀ (LSB)
14*	20V _{IN} (-2)	15	DIGITAL GND

*Input not selected at factory will not be connected.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to Digital Common	0 to +16.5V
V _{EE} to Digital Common	0 to -16.5V
V _{LOGIC} to Digital Common	0 to +7V
Analog Common to Digital Common	±1V
Control Inputs (CE, CS, A ₀ , 12/ $\bar{8}$, R/ \bar{C}) to Digital Common	-0.5V to V _{LOGIC} +0.5V
Analog Inputs (REF IN, BIP OFF, V _{IN}) to Analog Common	±16.5V
REF OUT	Indefinite short to common
	Momentary short to V _{CC}
Power Dissipation	1000mW
Lead Temperature, Soldering	300°C, 10sec

CONTROL FUNCTIONS

The HS 9474 contains all control functions necessary to provide for complete microprocessor interface and also 'stand alone' operation including continuous conversions. All control functions are defined in Table 1 and Table 2.

Function	Definition	Function
CE	Chip Enable	1. Typically used as clock synchronization with μ P. 2. Must be high (1) for a conversion to start. 3. Must be high (1) to read data on the output. 4. \downarrow transition may be used to initiate conversion.
CS	Chip Select	1. Typically the address pin when used with μ P. 2. Must be low (0) for a conversion to start or read data at the output. 3. \downarrow transition may be used to initiate conversion.
R/ \bar{C}	Read/Convert	1. \downarrow initiate conversion 2. \downarrow initiate read
A ₀	Address	1. Selects conversion mode. 12 Bits if low (0). 8 Bits if high (1) 2. In read mode A ₀ selects the output format. If low (0) then 8 MSB's (high and middle byte) or if high (1) then only low byte and trailing zeros.
12/ $\bar{8}$	Output Format	1. Must be hard wired. 2. Normal 12 Bit format if high (1). 3. 8 Bit format as set by A ₀ if low (0).

Table 1. Defining the Control Functions

CONTROL INPUTS					HS 9474 OPERATION
CE	CS	R/ \bar{C}	12/ $\bar{8}$	A ₀	
0	X	X	X	X	No Operation
X	1	X	X	X	No Operation
1	0	\downarrow	X	0	Initiates 12-Bit Conversion
1	0	\downarrow	X	1	Initiates 8-Bit Conversion
\downarrow	0	0	X	0	Initiates 12-Bit Conversion
\downarrow	0	0	X	1	Initiates 8-Bit Conversion
1	\downarrow	0	X	0	Initiates 12-Bit Conversion
1	\downarrow	0	X	1	Initiates 8-Bit Conversion
1	0	\downarrow	Pin 1	X	Enables 12-Bit Parallel Output
1	0	\downarrow	Pin 15	0	Enables 8 MSB's
1	0	\downarrow	Pin 15	1	Enables 4 LSB's and 4 Trailing Zeros


- NOTES: 1. 1 indicates logic HIGH.
2. 0 indicates logic LOW.
3. X indicates don't care.
4. \downarrow indicates operation commences on low to high transition.
5. MSB \rightarrow XXXX XXXX XXXX \leftarrow LSB
 High Middle Low
 Byte Byte Byte
6. Not a common use of this function.
7. When using the HS 9474 in the 8-bit bus mode with 12-bit resolution, the high byte must be externally hard wired to the low byte.

10

TIMING

The timing diagrams are shown in Fig. 1. Note that to start a conversion CS, CE, and R/C must have an overlap time of 50ns minimum. CS and R/C may be advanced or delayed if needed (by the application) but no specifications are given for this — only the coincidence of 50ns must be met. Typically R/C is used to initiate a conversion — however other lines may be used. See truth table (Table 2).

In the READ mode note the access time t_{DD} is 75ns typ, 150ns max. This means that an entire conversion can be completed and read in 20 μ s typ, 25 μ s max including setup, conversion time and access time.



CONVERT CYCLE

SYMBOL	PARAMETER	
t_{ACQ}	Acquisition Time	7 μ s typ, 10 min
t_{HEC}	CE Pulse Width	50ns min
t_{HSC}	CS LOW during CE high	50ns min
t_{HRC}	R/C LOW during CE high	50ns min
t_{HAC}	A ₀ valid during CE high	50ns min
t_{SAC}	Maximum A ₀ delay from CE. Set up as shown (negative time wrt* CE) not needed	0ns max
t_{DSC}	STS delay from CE	200ns max
t_C	Conversion time	
	8 Bit cycle	13 μ s typ, 19 μ s max
	12 Bit cycle	20 μ s typ, 25 μ s max

CONVERSION START

A conversion may be initiated by a logic transition on any of the three inputs: CE, CS, R/C, as shown in Table 1. The last of the three to reach the correct state starts the conversion, so one, two or all three may be dynamically controlled. The nominal delay from each is the same and all three may change state simultaneously. In order to assure that a particular input controls the start of conversion, the other two should be setup at least 50ns earlier. Refer to the convert mode timing specifications. The Convert Start timing diagram is illustrated in Figure 1.

The output signal STS is the status flag and goes high only when a conversion is in progress. While STS is high, the output buffers remain in a high impedance state so that data can not be read. Also, when STS is high, an additional Start Convert will not reset the converter or reinitiate a conversion. Note, if A₀ changes state after a conversion begins, an additional Start Convert command will latch the new state of A₀ and possibly cause a wrong cycle length for that conversion (8 versus 12-bits).


READ CYCLE

t_{DD}	Access time from CE high	75ns typ, 150ns max
t_{HL}	Output Float Delay	150ns max


*wrt = With Respect To.

STAND-ALONE OPERATION

The HS 9474 can be used in a 'stand-alone' mode in systems having dedicated input ports. Connections and timing for this mode are shown in Fig. 2.



NOTE: HS 9474 wired for 12-Bit conversion




CONVERT CYCLE

SYMBOL	PARAMETER	
t_{HRL}	Low R/C Pulse Width	50ns min
t_{DS}	STS Delay from R/C	200ns max
t_C	Conversion Time	25 μ s max
t_{HS}	Data valid after STS low	70ns max
t_{ACQ}	Acquisition Time	7 μ s typ, 10s max

READ CYCLE

1. Data always in 'read' mode except during a conversion in which data lines revert to high impedance.
2. Output always valid after conversion is complete



CONVERT CYCLE

SYMBOL	PARAMETER	
t_{HDR}	Valid Data (Previous Conversion) after R/C low	25ns min
t_{HRL}	High R/C Pulse Width	150ns min
t_{DS}	STS Delay from R/C	200ns max
t_{DDR}	Data Access Time	150ns max
t_C	Conversion Time	25 μ s max

READ CYCLE

1. Converter output remains in high impedance state after conversion (STS goes low) until R/C goes high (to 'read' data).

Figure 2. HS 9474 Stand-Alone Operation
Top: Using negative R/C pulse
Bottom: Using positive R/C pulse

Figure 1. HS 9474 Interface Timing

CONTINUOUS CONVERSION

Requirements for self triggered-continuous conversions are popular applications for an analog to digital converter, see Fig. 3.




Figure 3. Continuous Conversion
Top: DATA BUS 12 Bits or greater
Bottom: DATA BUS 8 Bits

\overline{CS} and A_0 are tied low (0) while $12/\overline{8}$ is tied high (1) to select the converter and enable a 12-Bit conversion. Note A_0 is 'don't care' in the truth table.

CE is connected to a 1KΩ and 0.1 μF integrator as shown, this ensures an initial conversion on power up. CE will see a rising edge which will initiate a conversion ($\overline{CS}=0$, $R/\overline{C}=0$). The RC network will then integrate the initial 1 at the output of the first inverter causing a delay in the R/\overline{C} command. After the first conversion, continuous conversions are caused by delaying the STATUS (STS) into R/\overline{C} . After the conversion is complete the output data lines come out of tri-state approximately 70ns after STS goes low (DONE). Data will remain valid (from previous conversion) 100ns after the new R/\overline{C} command which allows for the positive edge triggered data to be loaded into the external buffer (74LS374 or equivalent).

Using the R-C network as shown, 1.5 μs is allowed between conversions. Shorter times can be used but a longer time will cause long rise and fall of the R/\overline{C} line and the clock input to the buffer. The setup time for the latch shown is 20ns and the hold time is 0ns.

The user may access the octal latches asynchronously by means of the OUTPUT ENABLE (CONTROL OUTPUT) line. The data will always be valid for a 12-bit conversion. Using this method, data will always be current and the STATUS bit need not be tested for valid data.

USING THE A_0 LINE

The state of the A_0 line at the start of a conversion places the HS 9474 in either a full 12-bit conversion or in an 8-bit 'short cycle' mode. During a READ at the end of a conversion the A_0 line is used to the format of the data as follows:

1. Prior to Conversion

$$A_0 = 1$$

$$A_0 = 0$$

2. After Conversion (READ)

$$A_0 = 1$$

$$A_0 = 0$$

MODE

Short cycle 8-bit conversion

Full 12-bit conversion

Data = Low Byte (LSB)

followed by zeros

Data = High Byte (MSB's)

followed by middle and low byte.

In a μP application the A_0 line can be considered a pair of \overline{WR} locations as follows:

1. Prior to Conversion (WRITE)

$\overline{WR} = 0$ in low address ($A_0 = 0$)

$\overline{WR} = 0$ in high address ($A_0 = 1$)

2. After Conversion (READ)

$\overline{WR} = 1$ in either address ($A_0 = X$)

$\overline{WR} = 1$ in high address ($A_0 = 1$)

$\overline{WR} = 1$ in low address ($A_0 = 0$)

MODE

Full 12-bit conversion

Short cycle 8-bit conversion

Full 12-bit word with $12/\overline{8} = 1$


LSB's & zeros when $12/\overline{8} = 0$

8 MSB's only when $12/\overline{8} = 0$

INTERFACING THE HS 9474 WITH 8-BIT MICROPROCESSORS

The HS 9474 which has 12-bit data can be used directly with popular 8-bit microprocessors. The data however, must be multiplexed by setting the output mode select $12/\overline{8}$ pin to GND.

In the first case, a 6800 (or 6502) is used. See Figure 4.



Note 1. Decoding may be needed for a large system.

Figure 4. Interfacing the HS 9474 and a 6800 μP

The STATUS (STS) is tied directly to \overline{IREQ} which is the interrupt line. When STS goes to 0 (at the end of a conversion) the 6800 may either service the interrupt or be timed for 25 μs (since this \overline{IREQ} is software maskable) the time required for a conversion.

Figure 5 shows the 8080A μP as interfaced with the HS 9474. In this case, a 8228 controller is shown with gates to generate needed signals.




Figure 5. Interfacing the HS 9474 and 8080A μP

10

Figure 6 shows the HS 9474 connected with a 8048 μ P. A single NAND gate is used to generate CE.




Figure 6. Interfacing the HS 9474 and a 8048 μ P

A summary of μ P types and connections is in Table 3.

MICRO-PROCESSOR	HS 9474 CONTROL INPUTS			
	CE	R/C	CS	A ₀
8080 MEMORY MAPPED I/O PROGRAMMED I/O	$\overline{(\text{MEMW} \cdot \text{MEMR})}$ $\overline{(\text{I/O} \cdot \text{I/O})}$	$\overline{(\text{MEMR})}$ $\overline{(\text{I/O})}$	DECODED ADDRESS	A ₀
6800	$\uparrow 2$	R/W	DECODED ADDRESS	A ₀
6502	$\uparrow 2$	R/W	DECODED ADDRESS	A ₀
Z80 MEMORY MAPPED I/O PROGRAMMED I/O	$\overline{(\text{RD} \cdot \text{WR})}$ $\overline{(\text{RD} \cdot \text{WR})}$	$\overline{(\text{RD})}$ $\overline{(\text{RD})}$	DECODED ADDRESS WITH MREQ DECODED ADDRESS WITH IOR	A ₀ A ₀
8048	$\overline{(\text{RD} \cdot \text{WR})}$	$\overline{(\text{RD})}$	PORT 2 ₀₋₃ *	PORT 2 ₀₋₃ *

*Port 2, Lines 0-3 can be used as a 4-Bit address bus. System address decoding requirements vary from no hardware to a fully latched 12-Bit address, depending on system complexity.

Table 3. Summary of HS 9474 Control Inputs with Various Microprocessors

ENABLING DATA IN 8-BIT MODE

To operate the HS 9474 in a 12-bit conversion mode with an 8-bit data bus, use the basic configuration shown in Figure 7. The A₀ control can be connected to the least significant bit of the data bus in order to store the output data into two consecutive memory locations. When A₀ is pulled low, only the 8 MSB's are enabled. When A₀ is high, the 4 MSB's are disabled, bits 4 through 7 are forced to a zero and the 4 LSB's are enabled. The two byte format is "left justified data" as shown above and can be considered to have a decimal point or binary to the left of byte 1. A₀ may be toggled without damage to the converter at any time. Break-before-make action is guaranteed between two data bytes. This assures that the outputs which are strapped together in Figure 7 will never be enabled at the same time.

ZERO AND GAIN CONNECTIONS

The HS 9474 is normally used with external zero and gain calibration potentiometers. However, if maximum accuracy is not required, they may be omitted. If no trims are used, the gain calibration will be within approximately ± 2 LSB zero offset error, and ± 12 LSB maximum full scale error. See Figure 8 for connection with no trims. If gain and zero adjustment potentiometers are used, they should be connected as shown in Figure 9. The zero control has a range of about ± 20 LSB, and the gain control has a range of about ± 13 LSB. Proper gain and zero calibration requires great care and the use of extremely sensitive and accurate instruments. The voltage source used as a signal input must be very stable. It also should be capable of being set to within 1/10LSB at both ends of its range.

The HS 9474's zero and gain adjustments are independent of each other if the zero (or offset) adjustment is made first.






Figure 7. Enabling Data in 8-Bit Mode



1. 50Ω $\pm 1\%$ metal film

Figure 8a. No Trim Bipolar Input Connections



1. 50Ω $\pm 1\%$ metal film

Figure 8b. No Trim Unipolar Input Connections



ORDERING INFORMATION

MODEL NUMBER	RESOLUTION MONOTONICITY	INPUT RANGE(S)	TEMPERATURE RANGE	SCREENING
HS 9474J-1	11 Bits	$\pm 5V$, 0 to +10V	0° to +70°C	
HS 9474J-2	11 Bits	$\pm 10V$	0° to +70°C	
HS 9474K-1	12 Bits	$\pm 5V$, 0 to +10V	0° to +70°C	
HS 9474K-2	12 Bits	$\pm 10V$	0° to +70°C	
HS 9474S/B-1	11 Bits	$\pm 5V$, 0 to +10V	–55°C to +125°C	883 Rev. C, Level B
HS 9474S/B-2	11 Bits	$\pm 10V$	–55°C to +125°C	883 Rev. C, Level B
HS 9474T/B-1	12 Bits	$\pm 5V$, 0 to +10V	–55°C to +125°C	883 Rev. C, Level B
HS 9474T/B-2	12 Bits	± 10	–55°C to +125°C	883 Rev. C, Level B

Specifications subject to change without notice.