6.1





## **DAC71**

# Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTER


## **FEATURES**

- ◆ 16-BIT RESOLUTION
- ±0.003% MAXIMUM NONLINEARITY
- LOW DRIFT ±7ppm/°C, [TYPICAL]
- MONOLITHIC CONSTRUCTION
- EXACT DAC71 HYBRID REPLACEMENT
- MONOTONIC (AT 14 BITS) OVER FULL SPECIFICATION TEMPERATURE RANGE
- CURRENT AND VOLTAGE MODELS

## **DESCRIPTION**

The DAC71 is a complete 16-bit digital-to- analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-setting output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of  $\pm 0.003\%$  of full-scale range. Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, 54/74HC-compatible over the entire temperature range. Outputs of 0 to  $\pm 10$ V,  $\pm 10$ V, 0 to  $\pm 2$ mA, and  $\pm 1$ mA are available.

This D/A converter is packaged in a hermetic 24-pin ceramic side-brazed package.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-613C

## **SPECIFICATIONS**

## **ELECTRICAL**

Typical at  $T_A = +25$ °C and rated power supplies unless otherwise noted.

MODEL	DAC71				
	MIN	TYP	MAX	UNITS	
INPUT	_	i			
DIGITAL INPUT					
Resolution, CSB, COB			16	Bits	
Digital Inputs <sup>31</sup>					
V <sub>iH</sub>	+2.4		+5.5	v	
V <sub>1L</sub>	0		+0.4	v	
$I_{iH} V_i = +2.7V$			+40	μA	
I <sub>IL</sub> V <sub>I</sub> = +0.4V			-1.6		
TRANSFER CHARACTERIS	STICS				
ACCURACY <sup>121</sup>					
Linearity Error At +25°C			±0.003	% of FSR <sup>(3)</sup>	
Gain Error <sup>41</sup> : Voltage		±0.01	±0.10	%	
Current Offset Error <sup>(4)</sup> :		±0.05	±0.25	%	
Voltage Unipolar		±0.10	±2	m∨	
Voltage Bipolar		10.70	±5	mV	
Current Unipolar			±1	μA	
Current Bipolar			±5	μA	
Monotonicity Temperature				·	
Range (14 bits)	0		+70	°C	
DRIFT (OVER SPECIFIED					
TEMPERATURE RANGE)					
Total Bipolar Orift:					
(Includes Gain, Offset,					
and Linearity Drift)(5)	l				
Voltage		±7	±15	ppm of FSR/°C	
Current Total Error Over		±15	±50	ppm of FSR/°C	
Temperature Range:					
Voltage, Unipolar			±0.083	% of FSR	
Voltage, Bipolar	1		±0.071	% of FSR	
Current, Unipolar			±0.23	% of FSR	
Current, Bipolar	į		±0.23	% of FSR	
Gain: Voltage	1		±20	ppm/°C	
Current	1		±60	ppm/°C	
Offset: Voltage, Unipolar	1	±1	±2	ppm of FSR/°C	
Voltage, Bipolar	1		±10 ±1	ppm of FSR/°C	
Current, Unipolar Current, Bipolar			±40	ppm of FSR/°C ppm of FSR/°C	
Differential Linearity over		Į.	140	ppin or total C	
Temperature			±2	ppm of FSR/°C	
Linearity over					
Temperature	<u> </u>		±2	ppm of FSR/°C	
SETTLING TIME'51					
Voltage Models					
(to ±0.003% of FSR)					
Output: 20V Step		5	10	μs	
1LSB Step <sup>17</sup>	1	3 10	5	μs	
Stew Rate Switching Transient <sup>(8)</sup>		500		V/µs mV	
Current Models		] 300		""	
(to ±0.003% of FSR)		1			
Output, 2mA step:		1			
$10\Omega$ to $100\Omega$ load			1	μs	
1kΩ load			3	μs	

MODEL	DAC71				
	MIN	MIN TYP MAX		UNITS	
OUTPUT					
ANALOG OUTPUT					
Voltage Models					
Ranges: CSB		0 to +10		V	
COB		±10		٧	
Output Current	±5			mA	
Output Impedance (DC)		0.05	l	Ω	
Short Circuit Duration	Inc	definite to Comm	non		
Current Models	l i				
Ranges: CSB		0 to -2		mA	
COB		±1		mA	
Output Impedance:				_	
Unipolar	1 1	4.0		kΩ	
Bipolar		2.45		kΩ	
Compliance		±2.5		٧	
INTERNAL VOLTAGE					
REFERENCE	6.0	6.3	6.6	٧	
Maximum External					
Current	1	±200		μA	
Temperature Coefficient	1		ŀ	·	
of Drift		±10		ppm/°C	
POWER SUPPLY					
SENSITIVITY			1		
Unipolar Offset: ±15VDC		±.0001		% of FSR/% Vcc	
+5VDC		±.0001		% of FSR/% Voo	
Bipolar Offset: ±15VDC		±.0004		% of FSR/% Vcc	
+5VDC		±.0001		% of FSR/% Voo	
Gain: ±15VDC		±0.001		% of FSR/% Vcc	
+5VDC		±.0005		% of FSR/% Voo	
POWER SUPPLY					
REQUIREMENTS					
Voltage	±14.5, +4.75	±15.0, +5.0	±15.5, +5.25	VDC	
Supply Drain:					
±15VDC (no load)		±20	±30	mA	
+5VDC (logic supply)		+5	+10	mA	
TEMPERATURE RANGE					
Specification	0		+70	°C	
Storage	-60		+150	°C	


NOTES: (1) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC, and 54/74HTC compatible over the operating voltage range of  $V_{0D} = \pm 5V$  to  $\pm 15V$  and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of  $V_{0D} = \pm 5V$  to  $\pm 15V$ . (2) Current-output models are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3) FSR means full-scale range and is 20V for the  $\pm 10V$  range (COB-V), 10V for the 0 to  $\pm 10V$  range (CSB-V), FSR is 2mA for the  $\pm 1mA$  range (COB-I) and the 0 to -2mA range (CSB-I). (4) Adjustable to zero with external trim potentiometer. (5) With gain and zero errors adjusted to zero at  $\pm 25^{\circ}C$ . (6) Maximum represents the  $3\sigma$  limit. Not 100% lested for this parameter. (7) LSB is for 14-bit resolution. (8) At the major carry, 7FFF<sub>IR</sub> to  $80000_{IR}$  and  $8000_{IR}$  to  $\pm 10V$ .

6.1

## PIN ASSIGNMENTS

	Pin	
i Models	No.	V Models
MSB Bit 1	1	Bit 1 MSB
Bit 2	2	Bit 2
Bit 3	3	Bit 3
Bit 4	4	Bit 4
Bit 5	5	Bit 5
Bit 6	6	Bit 6
Bit 7	7	Bit 7
Bit 8	8	Bit 8
Bit 9	9	Bit 9
Bit 10	10	Bit 10
Bit 11	11	Bit 11
Bit 12	12	Bit 12
Bit 13	13	Bit 13
Bit 14	14	Bit 14
Bit 15	15	Bit 15
LSB Bit 16	16	Bit 16 - LSB
R <sub>F</sub>	17	Vout
+5VDC	18	+5VDC
15VDC	19	-15VDC
COMMON	20	COMMON
lout	21	SUMMING JUNCTION
GAIN ADJUST	22	GAIN ADJUST
+15VDC	23	+15VDC
6.3V REF. OUT	24	6.3V REF. OUT

## **CONNECTION DIAGRAM**




## **ORDERING INFORMATION**

	MODELS
Complements	ry Offset Binary Coding
DAC71-COB-I	lout DAC
DAC71-COB-I-BI	Burn-in Option("
DAC71-COB-V	Vout DAC
DAC71-COB-I-BI	Burn-in Option(1)
Complementar	y Straight Binary Coding
DAC71-CSB-I	lout DAC
DAC71-CSB-I-BI	Burn-in Option(1)
DAC71-CSB-V	Standard Vour DAC
DAC71-CSB-I-BI	Burn-in Option(1)

NOTE: 1) 160 hours at 85°C or equivalent. See text.

## MECHANICAL



## **ABSOLUTE MAXIMUM SPECIFICATIONS**

+V <sub>CC</sub> to Common -V <sub>CC</sub> to Common +V <sub>DD</sub> to Common	0V to +16.5V
-V <sub>cc</sub> to Common	0V to -16.5V
+V <sub>DD</sub> to Common	0V to +16.5V
Logic Inputs to Common  Maximum Power Dissipation	0V to Vnn
Maximum Power Dissipation	1000mW
Lead Temperature (10s)	300°C

## DISCUSSION OF SPECIFICATIONS

## **DIGITAL INPUT CODES**

The DAC71 accepts complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.

	Analog Output			
Digital Input Codes	Complementary Straight Binary (CSB)	Complementary Offset Binary (COB)	Complementary Two's Complement (CTC)*	
0000н 7FFFн 8000н	+ Full Scale ±1/2Full Scale +1/2 Full Scale -1LSB	+ Full Scale Bipolar Zero -1LSB	1LSB Full Scale + Full Scale	
FFFFH	Zero	<ul> <li>Full Scale</li> </ul>	Bipolar Zero	

<sup>\*</sup>Invert the MSB of the COB code with an external inverter to obtain CTC code.

## **ACCURACY**

#### Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

## **Differential Linearity Error**

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal ILSB change in the output from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2 LSB$  means that the output step sizes can be between 1/2 LSB and 3/2 LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1 LSB (-0.006% for 14-bit resolution) insures monotonicity.

## Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC71 is specified to be monotonic to 14 bits over the entire specification temperature range.

### DRIFT

## Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences for each D/A at  $t_{MIN}$ ,  $\pm 25^{\circ}$ C and  $t_{MAX}$ ; (2) calculating the gain error with respect to the  $\pm 25^{\circ}$ C value; and (3) dividing by the temperature change.

## Offset Drift

Offset drift is a measure of the change in the output with FFFF<sub>H</sub> applied to the digital inputs over the specified temperature range. The maximum change in offset at

 $t_{\rm MIN}$  or  $t_{\rm MAX}$  is referenced to the offset error at  $+25^{\circ}{\rm C}$  and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

### SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure I for typical values for this family of products.




FIGURE I. Final-Value Error Band Versus Full-Scale Range Settling Time.

## **Voltage Output**

Settling times are specified to  $\pm 0.003\%$  of FSR ( $\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (COB) or 10V (CSB) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

## **Current Output**

Settling times are specified to  $\pm 0.003\%$  of FSR for a full-scale range change for two output load conditions: one for  $10\Omega$  to  $100\Omega$  and one for  $1000\Omega$ . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

## **COMPLIANCE VOLTAGE**

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

## **POWER SUPPLY SENSITIVITY**

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply

 $(+V_{\rm CC})$ , negative supply  $(-V_{\rm CC})$  or logic supply  $(V_{\rm DD})$  about the nominal power supply voltages (see Figure 2). I is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

#### REFERENCE SUPPLY

All models have an internal low-noise  $\pm 6.3 \text{V}$  reference voltage derived from an on-chip buried zener diode. This reference voltage is available to the user. A minimum of  $200\mu\text{A}$  is available for external loads. Since the output impedance of the reference output is typically  $1\Omega$ , the external load should remain constant.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.

#### **BURN-IN SCREENING**

Burn-in screening is an option available for the entire DAC71 family of products. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

## **OPERATING INSTRUCTIONS**

## **POWER SUPPLY CONNECTIONS**

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( $1\mu$ F to  $10\mu$ F tantalum recommended) should be located close to the DAC71. Electrolytic capacitors, if used, should be

paralleled with  $0.01\mu$ F ceramic capacitors for best high frequency performance.

## **EXTERNAL OFFSET AND GAIN ADJUSTMENT**

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be  $100 \text{ppm}/^{\circ}\text{C}$  or less. The  $3.9 \text{M}\Omega$  and  $510 \text{k}\Omega$  resistors (20% carbon or better) should be located close to the DAC71 to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the  $3.9 \text{M}\Omega$ . A  $0.001 \mu\text{F}$  to  $0.01 \mu\text{F}$  ceramic capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figures 4 and 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D. A Converter.

TABLE II. Digital Input and Analog Output Relationships.

		VOLTA	GE OUTPUT MODEL	_S		
	Analog Output					
	Unipolar			Bipolar		
Digital Input Code	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB (µV) 0000n (V) FFFF <sub>H</sub> (V)	153 +9.99985 0	305 +9.99969 0	610 +9.99939 0	305 +9.99969 -10.0000	610 +9.99939 -10.0000	1224 +9.99878 -10.0000
		CURREN	T OUTPUT MODEL	S		
			Anatog	Output		
		Unipolar				
Digital Input Code	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB (μA) 0000 <sub>H</sub> (mA) FFFF <sub>H</sub> (mA)	0.031 1.99997 0	0.061 1.99994 0	0.122 -1.99988 0	0.031 -0.99997 +1.00000	0.061 -0.99994 +1.00000	0.122 -0.9 <b>9</b> 988 +1.00000

### OFFSET ADJUSTMENT

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. The COB model is internally connected for a 20V FSR range where the maximum negative output voltage is -10V. See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

#### **GAIN ADJUSTMENT**

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiomenter for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

## INSTALLATION CONSIDERATIONS

This D/A converter is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bits 15 and 16 should be connected to  $V_{\rm DD}$  through a single  $lk\Omega$  resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a  $\pm 10 \text{V}$  full-scale range, 1LSB is  $153\mu\text{V}$ . With a load current of 5mA, series wiring and connector resistance of only  $30\text{m}\Omega$  will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about  $0.021\Omega/\text{ft}$ . Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by  $R_1$  through  $R_3$ . As long as the load resistance  $R_L$  is constant,  $R_2$  simply introduces a gain error and can be removed during initial calibration.  $R_3$  is part of  $R_L$ , if the output voltage is sensed at Common, and therefore introduces no error. If  $R_L$  is variable, then  $R_2$  should be less than  $R_L$   $_{MIN}/2^{16}$  to reduce voltage drops due to wiring to less than ILSB. For example, if  $R_L$   $_{MIN}$  is  $5k\Omega$ , then  $R_2$  should be less than  $0.08\Omega$ .  $R_L$  should be located as close as possible to the D/A converter for optimum performance. The effect of  $R_4$  is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC71 because the D/A converter is designed to have a constant




FIGURE 6. Output Circuit for Voltage Models.

6.1

return current of approximately 2mA flowing from Common. The variation in this current is under  $20\mu A$  (with changing input codes), therefore  $R_4$  can be as large as  $3\Omega$  without adversely affecting the linearity of the D/A converter. The voltage drop across  $R_4$  ( $R_4 \times 2mA$ ) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6. 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models with external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting  $R_F$  to the output of  $A_I$  at  $R_L$ ), the effect of  $R_I$  and  $R_2$  is greatly reduced.  $R_I$  will cause a gain error but is independent of the value of  $R_L$  and can be eliminated by initial calibration adjustments. The effect of  $R_2$  is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$  must be adjusted for maximum common-mode rejection at  $R_L$ . Note that if  $R_3$  is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of  $R_4$  is negligible.




FIGURE 7. Preferred External Op Amp Configuration.




FIGURE 8. Differential Sensing Output Op Amp Configuration.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

## **APPLICATIONS**

## DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DACS

The DAC71 current output models will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.

Current output models can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to  $\pm 50 \text{ppm}/^{\circ}\text{C}$ . The resistors in the D/A converter ratio track to  $\pm 1 \text{ppm}/^{\circ}\text{C}$  but their absolute TCR may be as high as  $\pm 50 \text{ppm}/^{\circ}\text{C}$ .

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 10.

## **OUTPUTS LARGER THAN 20V RANGE**

For output voltage ranges larger than  $\pm 10V$ , a high voltage op amp may be employed with an external feedback resistor. Use  $l_{OUT}$  values of  $\pm 1mA$  for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.




FIGURE 9. External Op Amp Using Internal Feedback Resistors.




FIGURE 10. External Op Amp Using Internal and
External Feedback Resistors to Maintain
Low Gain Drift.




FIGURE 11. External Op Amp Using External Feedback Resistors.