

ECL 16 × 16-Bit Multiplier

ADSP-8018

FEATURES

16×16-bit Parallel Multiplication
15ns Max Multiplication Time
ECL 10KH Compatible
4.125W Max Power Dissipation
Independent Input and Output Latches which
Can Be Made Transparent
Unclocked, Single-, Double-, and Triple-Clock
Operation
Twos Complement, Unsigned Magnitude, and

Twos Complement, Unsigned Magnitude, and Mixed Mode


Format Adjust and Rounding
Parallel Data Load and Passthrough from Input Port
Full 32-Bit Product Output Port
Sign, Overflow, and Zero Status Flags
Pin-Compatible with B3018
1.20" Square 108-Pin Grid Array

APPLICATIONS
Digital Signal Processing
Array Processors
Super-Minicomputers
General-Purpose Computing

GENERAL DESCRIPTION

The ADSP-8018 is a high-speed 16 × 16 5 p per and 2 CL multiplier. The ADSP-8018 has two 16 5 product and a fielded 32-bit output port. These 32-bit products are available in partiet as independently enabled 16-bit Least Significant Product (MSP) portions, of LSP and MSP multiplexed to a single 16-bit port. Each 16-bit field of the product latch has its own output enable control.

Inputs can be represented in either twos-complement, unsigned-magnitude, or mixed-mode formats. The input, instruction, status, and output latches are all latches which can be enabled to be transparent. Input operands and output results are stored in individually enabled latches with separate clocks for input and output. For unclocked flow-through operation, the latches can be made transparent by holding clocks and enables active. Tying clocks together as a single clock causes input and output latches to operate in complementary fashion, simplifying synchronous operation. The two clocks are fully independent, allowing double clock operation. With both clock lines held active, the three enable controls can function as three independent clock lines for the two data input ports and the output port, respectively.



The ADSP-8018 produces a 32-bit product that may be format-adjusted for consistent signed fractional output format and for maximum precision in a 16-bit MSP. The MSP of the format-adjusted 12-bit of outcomes are rounded with a control which cathers a 1-to be added to the Most Significant Bit (MSB) of the LSP. Three status flags indicate the presence of a zero, negative, or overflowed result. The input operands can be loaded and passed directly through without multiplication, but with format adjustment, rounding, and setting of status flags.

The ADSP-8018 is a pin-for-pin replacement for Bipolar Integrated Technology's B3018 ECL 16 × 16 Multiplier.

The AD\$P-8018 is available for commercial temperature ranges a compact, hermetically-sealed 108-pin grid array.

ABSOLUTE MAXIMUM RATINGS

Parameter A		Min	Max	Unit
V_{EE}	Supply Voltage $(V_{CC} = 0)$	-8.0	0	v
V_{IN}	Input Voltage $(V_{CC} = 0)$	V_{EE}	0	v
I_{O}	Output Source Current			
	Continuous		30	mA
	Surge		100	mA
T_{ST}	Storage Temperature (Ambient)	-55	+ 150	°C
T_J	Operating Junction Temperature		+ 165	°C

RECOMMENDED OPERATING CONDITIONS

			A.	3	l	
Param	neter		Min	Nom	Max	Unit
VEE	Supply Voltage $(V_{CC} = 0)$		~ 5.46	-5.20	- 4.94	V
T_{AMB}	Operating Temperature (Ambient) ³	· (Qe Ming)	0		+70	°C
R_L	Output Termination to -2.0V dc			50		Ω

ELECTRICAL CHARACTERISTICS

		The state of the s	4 A	14 miles	1.7	ADSP				
Parameter		Test Conditions		0*	C :	25	°C	70	°C	
	*** **		O Ozda b. O	Min	Max	Min	Max	Min	Max	Unit
VIH	High-Level Input Voltage	@V _{EE} =max		-1.17		-1.13		-1.07		v
V_{1L}	Low-Level Input Voltage	$(a\mathbf{V}_{\mathbf{EE}} = \mathbf{m}\mathbf{i}\mathbf{n})$	ky die een een een een een een een een een e		-1.48		1.48		- 1.45	V
V_{OH}	High-Level Output Voltage	e t								
	(Terminated)	$(wV_{EE} = max)$	gen Me	1.02		-0.98		-0.92		V
V_{OL}	Low-Level Output Voltage		180 d	l						
	(Terminated)	$(a)V_{FF} = max$		l	- 1.63		- 1.63		~ 1.60	V

Parar	neter	Test Conditions		Min	Max	Unit
I _{IH}	High-Level Input Current, All Inputs	$(a: V_{EE} = \min \& V_{IN} = -800 \text{mV}$	-		300	μA
I_{IL}	Low-Level Input Current,					
	All Inputs	$(\alpha V_{EE} = \min \& V_{IN} = -1.8V$		}	300	μA
I_{EE}	Supply Current	$(\hat{a}^{i}V_{EE} = min; ECL inputs$		ļ	825	mA

SWITCHING CHARACTERISTICS²

0111	TOTING OFFICE CONTROL OF THE CONTROL	AD	ADSP-8018J		
Paran	neter	Min	Max	Unit	
ts	Input Setup Time	0.8		ns	
tH	Input Hold Time	3.0	1	ns	
$t_{\rm C}$	Clock and Latch Enable Pulse Duration	3.5		ns	
t_{DCM}	Data to Clock Multiply Time		12	ns	
t_{CCH}	Clock to Clock Hold Time	- 1.5		ns	
t _{CCM}	Clock to Clock Multiply Time	i	15	ns	
t_{COD}	Clocked Output Delay		5.5	ns	
t_{DDM}	Data to Data Multiply Time	ì	15.5	ns	
t _{CDM}	Clock to Data Multiply Time	J	18	ns	
t_{DAO}	Output Disable Delay	1	5.5	ns	
t_{ENO}	Output Enable Delay		5.5	ns	


NOTES

All min and max specifications are over power-supply and temperature range indicated.

³500 linear feet per minute ambient air flow See also Figure 3. Specifications subject to change without notice.

timing reference levels are - 1.3V.

²Input levels are - 1.8V and - 800mV. Rise times are 2ns typical. Input and output



CONTROL	
XEN	Enable X-Input Latch
YEN	Enable Y-Input Latch
WEN	Enable W Latch
XM	X-Input Data Format
YM	Y-Input Data Format
FA	Format Adjust
LD	Load Concatentated X and Y Operands
RND	Round MSP
TME	Enable TMS Output (Active LO) When TEN LO
TLE	Enable TLS Output (Active HI) When TEN LO
TEN	Enable Both TMS and TLS Ouput (Active LO)
	When TME LO and TLE HI
STATUS	
ZERO	Zero
OVFL	Overflow
NEG	Negative
CLOCKS	
CK1	Input Latches Clock
CK2	Output Latches Clock
	output Lutoiros oroux
POWER	
V _{CC1}	Most Positive Supply Voltage to
	Internal Logic (Usually GND)
V _{CC2}	Most Positive Supply Voltage to
	Output Circuits (Usually GND)
VEE	Most Negative Supply Voltage

METHOD OF OPERATION

The X-Input Latch holds its most recent contents unless CLK1 is LO (logic 0) when enabled (made transparent) by XEN also LO. Similarly, the Y-Input Latch holds its most recent contents unless CLK1 is LO when enabled by YEN also LO. The state of the CKI input clock has no effect on each input latch unless the input enable lines \overline{XEN} and \overline{YEN} are LO, respectively. When these enable lines are LO, the respective latches will pass data when the CK1 input is LO and hold data when the CK1 input is HI (logic 1).

The X and Y input data can be either in twos-complement, unsigned-magnitude, or mixed-mode formats (Table I). Twoscomplement input data is indicated by HI levels on the XM line for X input data and HI levels on the YM line for Y input data. Unsigned-magnitude X and Y inputs are indicated by LO levels on the XM and YM lines, respectively. Outputs will be in the same format as inputs unless the input formats are mixed, in which case the outputs will be in twos-complement representation. XM and YM are latched into the X-Input and Y-Input Latches with the input operand data.

The Instruction Latch holds its most recent contents unless CLK1 is LO when enabled by either XEN or YEN also LO. When CK1 is HI, the contents of the Instruction Latch will be held. If both XEN and YEN are HI, the contents of the Instance of Latch will also be held. Round (KND), Automatical load (LD) are the three instruction bits that pass through or are justing (FA LU).

Et is driven LO only when a twos-complement or mixed-mode a loaded previously overflowed result

The ADSP-8018's W output is fielded into a 16-bit most significant product (MSP) and a 16-bit least significant When the RND is HI, the MSP of the W result will be rounded by adding a binary 1 (with carry) to the most significant bit (MSB) of the LSP, consistently rounding toward positive multity at mid-scale. Truncating the MSP (RND LO) introduces a large-sample statistical bias of $-(2^{16}-1)/2$ LSBs of the LSP, while rounding (RND HI) reduces the bias to +1/2 LSBs of the LSP.

The FA control format adjusts the Z output from the multiplier array. When FA is HI, the full 32-bit Z result is passed unmodified to the W latch (Tables II and III). All possible products can be represented without overflow, including twos-complement fractional $(-1.0) \times (-1.0)$. The binary point in the MSP of a twos-complement fractional product will not align with the binary point in the input operands. Thus, the numeric weighting of data within a system using this format (with FA HI) will not be uniform. Also, the two highest-order bits in a twos-complement product are normally redundant. An additional bit of precision in the MSP could be obtained by eliminating one of these redundant bits.

Format adjust (FA LO) shifts the Z result left by one bit position and right-fills a binary zero (Table III). Thus, format adjust eliminates redundant high-order bits in twos-complement products. The MSPs of fractional twos-complement products also receive proper weighting relative to input data. However, an overflow on format adjust will occur when full-scale negative is multiplied by itself, yielding full-scale negative instead of the correct positive product (which is not representable in formatadjusted twos-complement format). This special condition is monitored by the OVFL flag so that it does not go undetected.

The Load (LD) instruction determines whether the multiplier array is active or put into a pass-through mode. When LD is LO, the multiplier array is active and produces the product of the X and Y input values as Z result. When LD is HI, the multiplier array is put in the pass-through mode and the X and Y input values are concatenated to form a Z result with the X input in the most significant position (Table II). XM determines the sign mode of the complete 32-bit Z result. ZERO, OVFL and NEG are set depending on the value of this Z result. RND and FA can also be used in this mode. Load allows any 32-bit number loaded through the input ports to be rounded, tested for zero and sign, and to have fractional binary points aligned while testing for overflow. It is also valuable for system testing by providing a direct path through the multiplier and greater access to latches within the ADSP-8018.

Output flags ZERO, OVFL, and NEG are generated from the intermediate Z result. When not rounding (RND LO), ZERO is driven LO when the full 32-bit result is zero. When rounding (RND HI), ZERO is driven LO when the format-adjusted MSP in the W result will be zero. That is, when rounding, ZERO is driven LO for Z₃₁₋₁₆ equals zero when FA HI but ZERO is driven LO for Z₃₁₁₅ equals zero when FA LO. Zero will not be driven if an overflow condition exists.


OVFL is driven LO only for twos-complement multiplications

(MSB of I followed by all zeros) will drive NEG LO as well as OVEL, if loaded with XM HI.

The output latches for data and flags ZERO, OVFL and NEG hold their most recent contents unless CLK2 is HI when enabled by WEN LO. With WEN LO, the output latches are transparent when CK2 is HI and data is held when CK2 is LO. The ADSP-8018 can be made a totally asynchronous device by holding all enables active (XEN, YEN, and WEN all LO) and CLK1 LO and CLK2 HI. Note that the clock definitions are complementary; if CLK1 and CLK2 are tied together and enable lines asserted, input latches will be transparent when output latches are latched and vice versa. CLK1 and CLK2 are fully independent, allowing double-clock operation. For triple-clock operation, the two clock lines can be held active, which causes the three latch enable controls to behave like independent clock lines.

The T output is fielded into two 16-bit portions, TMS and TLS. The three output enable controls, TEN, TME, and TLE, allow either independent control of TMS and TLS separately or control of all 32 bits together. For independent control of the 16-bit fields, TEN should be held LO, thereby enabling the other pair of output enable controls. TME LO then will enable the TLS output and TLE HI will enable the TMS output. For control of the entire 32-bit T output, TME should be held LO and TLE held HI. TEN LO then will enable the entire T output.

ECL 16 × 16-BIT FIXED-POINT MULTIPLIER CLOCKED AND UNCLOCKED TIMING



NOTE: FOR FLOWTHROUGH OF PATOR, THE LATCHES MUST BE MADE TRANSPARENT.





Figure 1. ADSP-8018 Timing Diagram



Air Flow Versus Ambient Temperature

X MODE XM	X15 X14	Χ,,	X12	X,,	X10	x,	Χŧ	х,	Х6	x,	Х4	X ₃	X ₂	X,	Χσ	X OPERAND
Y MODE YM	Y15 Y14	Y ₁₃	Y12	٧,,	Y 10	٧,	٧,	٧,	Ys	Y ₅	٧.	٧,	Y ₂	Υ,	Yo	YOPERAND
UNSIGNED INTEGER																
•	215 214	213	212	211	210	2°	2 ⁸	27	26	25	24	23	2 ²	21	2°	VALUE
TWOS-COMPLEMENT INTEGER BINARY POINT														-		
1	- 2 ¹⁵ 2 ¹⁴	2'3	212	2"	210	29	2*	27	2 ⁶	25	24	2 ³	2 ²	21	20	VALUE
					UNS	iGN	FD	FRΔ	CTIC	ΙΔΝ			BII	YARY	CINT	•
				2-5	1		_	_	_	_	_	2-13	14	2-15	10	1
Ľ	2-1 2-2	L	2-4	2-3	2-6	2-7	2-8	2-	2	2	2-12	2-13	2-14	2-73	2-16	VALUE
	BINARYP	DINT		TWO	os-c	юм	PLE	MEN	IT FI	RAC	TION	IAL				
1	- 2ª 2"1	2-2	2-3	2-4	2-5	2-4	2-7	2-8	2-9	2-10	2-11	2-12	2~13	2-14	2-15	VALUE
اسسبيسا	BINA	RY PO	INT								•		•			•

Table I. ADSP-8018 Input Data Formats

FLAG ZERO NEG	Z ₁ , Z ₃₀ Z ₂₉ Z ₇₈ Z ₂₇ Z ₂₆ Z ₂₅ Z ₂₄ Z ₂₂ Z ₂₂ Z ₂₂ Z ₂₂ Z ₂₂ Z ₂₂ Z ₂₃ Z ₂₄ Z ₂₅ Z ₂₆ Z ₁₆ Z ₁₈ Z ₁₇ Z ₁₈ Z ₂₈ Z ₂ Z ₁ Z ₂ Z ₂ Z ₁ Z ₂ Z ₂ Z ₃ Z ₄ Z ₅										
LOAD = 1 Z = X (Y	LOAD MODE										
XM = 0 2 0	X15 X14 X13 X12 X11 X10 X4 X4 X6 X1 X9 X2 X1 X0 X15 X1 X9 X2 X1 X0 X15 X16 Y1 Y3 X4 X1 X0 Y1 X16 Y2 Y2 Y2 Y1 Y0										
XM = 1 Z Z ₃₁	AUTI TIDI V MODE										
	MULTIPLY MOPE										
LOAD = 0 Z = X · Y	UNSIGNED INTEGER (XM = 0)										
Z 0	231 230 229 228 227 226 225 224 223 227 227 228 227 227 227 227 227 228 248 228 228 228 228 228 228 228 228										
TWOS-COMPLEMENT OF MIKED MODE INTEGER (XM = YM = 1 OR XM ± YM)											
Z Z ₃₁	231 230 279 278 277 278 277 278 273 274 277 278 273 274 271 272 271 275 279 279 279 279 279 279 279 279 279 279										
•	UNSIGNED FRACTIONAL (XM = YM = 0)										
Z 0	2-1 2-2 2-3 2-4 2-9 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-15 2-16 2-17 2-18 2-19 2-10 2-11 2-12 2-15 2-16 2-17 2-18 2-19 2-20 2-21 2-20 2-21 2-22 2-23 2-24 2-25 2-28 2-27 2-28 2-25 2-38 2-25 2-38 2-25 2-38 2-31 2-32 VALUE										
	MIXED MODE FRACTIONAL (XM ≠ YM)										
Z Z ₁₁	-2° 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-16 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-18 2-19 2-26 2-21 2-22 2-23 2-24 2-25 2-26 2-27 2-28 2-28										
•	TWOS-COMPLEMENT FRACTIONAL (XM = YM = 1)										
Z Z31	-21 -20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-30 2-21 2-12 2-3 2-4 2-5 2-8 2-27										
	BINARY POINT										
X = NOR 2	Z_0 - Z_3 , WHEN RND = 0 Z_{10} - Z_3 , WHEN RND = 1, FA = 1										
Z = NOR 2	Z ₁₅ -Z ₃₁ WHEN RND = 1, FA = 0										

Table II. ADSP-8018 Z Result Formats, ZERO and NEG Flags, and Load Operation




Table IV. ADSP-8018 Output Multiplexer

ESD SENSITIVITY

The ADSP-8018 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the ADSP-8018 has been classified as a Category A device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



ORDERING INFORMATION

Part Number Temperature Range

14 minger 1 emberature want

Package

Package Outline

ADSP-8018JG 0 to + 70°C 108-Pin Grid Array G-108A

ADSP-8018 PIN CONFIGURATION

Vcc1	V _{CC2}	V _{cc1}	V _{CC2}	TMS5	TMS7	V _{EE}	Vccı	V _{CC2}	V _{cC1}	OVFL	V _{cc2}	M
Vccı	TLS14	TMS0	TMS2	TMS3	V _{CC1}	TMS9	TMS10	TMS13	TMS14	NEG	V _{CC1}	L
VEE	TLS13	TLS15	TMS1	TMS4	TMS6	TMS8	TMS11	TMS12	TMS15	ZERO	Y15	ĸ
V _{CC1}	TLS11	TLS12							YM	Y14	Y13	J
V _{CC2}	TLS9	TLS10				¥12	Y11	Y10	н			
VEE	TLS8	V _{cc1}			во.	Y9	VEE	V _{CC1}	G			
V _{6C1}	TLS7	TLS6]		V	IEW			Y6	¥7	Y8	F
V _{cc2}	TL\$5	TLS4	1					. 15 Cau 6	¥3	Y4	Y5	E
V _{EE}	TLS3	TLS2	1	× 14			We !	1.3%	YO	Y1	Y2	D
Vccı	TLS1	Veg.	TON	XEN	RND	X2	16	х9	X12	VEE	ν _{cc} ,	С
TLS	Vccr	TLE	CK2	VEN	440	Xs	X5	Х8	X11	X14	ХM	В
V _{cc2}	TME	MEN	GG	r FA	χo	xf	X4	347	X10	X13	X15	^
1	2	3	4	5	6	grad Mary	8	9	10	11	12	-

NOTE
ALL V_{CC1} PINS MUST BE TIED TO ALL V_{CC2} PINS.