



# PALLV16V8-10

## Low-Voltage 20-Pin EE CMOS Universal Programmable Array Logic

### DISTINCTIVE CHARACTERISTICS

- Low-voltage operation, 3.3 V JEDEC compatible
  - $V_{CC} = +3.0\text{ V to }+3.6\text{ V}$
- Pin and function compatible with all 20-pin GAL devices
- Electrically-erasable CMOS technology provides reconfigurable logic and full testability
- Direct plug-in replacement for the PAL16R8 series and most of the PAL10H8 series
- Designed to interface with both 3.3-V and 5-V logic
- Outputs programmable as registered or combinatorial in any combination
- Programmable output polarity
- Programmable enable/disable control
- Preloadable output registers for testability
- Automatic register reset on power up
- Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability

### GENERAL DESCRIPTION


The PALLV16V8 is an advanced PAL device built with low-voltage, high-speed, electrically-erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells provide a universal device architecture. The PALLV16V8 will directly replace the PAL16R8 and PAL10H8 series devices, with the exception of the PAL16C1.

The PALLV16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floating-gate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.


AMD's FusionPLD program allows PALLV16V8 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.

**BLOCK DIAGRAM**




17713D-1

**CONNECTION DIAGRAMS (Top View)**



17713D-2



17713D-3

**PIN DESIGNATIONS**

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- OE = Output Enable
- V<sub>cc</sub> = Supply Voltage


**Note:**

Pin 1 is marked for orientation.

## ORDERING INFORMATION

### Commerical Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
PALLV16V8-10	PC, JC, SC

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION


The PALLV16V8 is a low-voltage, EE CMOS version of the PALCE16V8.

The PALLV16V8 is a universal PAL device. It has eight independently configurable macrocells (MC<sub>0</sub>–MC<sub>7</sub>). Each macrocell can be configured as registered output, combinatorial output, combinatorial I/O or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array inputs or as clock (CLK) and output enable ( $\overline{OE}$ ), respectively, for all flip-flops.

Unused input pins should be tied directly to V<sub>CC</sub> or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALLV16V8 are automatically configured from the user's design specification, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALLV16V8. First, it can be programmed as a standard PAL device from the PAL16R8 and PAL10H8 series. The PAL programmer manufacturer will supply device codes for the standard PAL device architectures to be used with the PALLV16V8. The programmer will program the PALLV16V8 in the corresponding architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed as a PALLV16V8. Here the user must use the PALLV16V8 device code. This option allows full utilization of the macrocell.



\*In macrocells MC<sub>0</sub> and MC<sub>7</sub>, SG1 is replaced by  $\overline{SG0}$  on the feedback multiplexer.

17713D-4

**Figure 1. PALLV16V8 Macrocell**

## Configuration Options

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O, or dedicated input. In the registered output configuration, the output buffer is enabled by the  $\overline{OE}$  pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, it is always disabled. With the exception of  $MC_0$  and  $MC_7$ , a macrocell configured as a dedicated input derives the input signal from an adjacent I/O.  $MC_0$  derives its input from pin 11 ( $\overline{OE}$ ) and  $MC_7$  from pin 1 (CLK).

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL0<sub>0</sub> through SL0<sub>7</sub> and SL1<sub>0</sub> through SL1<sub>7</sub>). SG0 determines whether registers will be allowed. SG1 determines whether the PALLV16V8 will emulate a PAL16R8 family or a PAL10H8 family device. Within each macrocell, SL0<sub>x</sub>, in conjunction with SG1, selects the configuration of the macrocell, and SL1<sub>x</sub> sets the output as either active low or active high for the individual macrocell.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0<sub>x</sub> are the control signals for all four multiplexers. In  $MC_0$  and  $MC_7$ ,  $\overline{SG0}$  replaces SG1 on the feedback multiplexer. This accommodates CLK being the adjacent pin for  $MC_7$  and  $\overline{OE}$  the adjacent pin for  $MC_0$ .

### Registered Output Configuration

The control bit settings are SG0 = 0, SG1 = 1 and SL0<sub>x</sub> = 0. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL1<sub>x</sub>. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from  $\overline{Q}$  on the register. The output buffer is enabled by  $\overline{OE}$ .

### Combinatorial Configurations

The PALLV16V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

### Dedicated Output In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and SL0<sub>x</sub> = 0. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of  $MC_3$  and  $MC_4$ .  $MC_3$  and  $MC_4$  do not use feedback in this mode. Because CLK and  $\overline{OE}$  are not used in a non-registered device, pins 1 and 11 are available as input signals. Pin 1

will use the feedback path of  $MC_7$  and pin 11 will use the feedback path of  $MC_0$ .

### Combinatorial I/O In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 1, and SL0<sub>x</sub> = 1. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

Because CLK and  $\overline{OE}$  are not used in a non-registered device, pins 1 and 11 are available as inputs. Pin 1 will use the feedback path of  $MC_7$  and pin 11 will use the feedback path of  $MC_0$ .

### Combinatorial I/O in a Registered Device

The control bit settings are SG0 = 0, SG1 = 1 and SL0<sub>x</sub> = 1. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.

### Dedicated Input Configuration

The control bit settings are SG0 = 1, SG1 = 0 and SL0<sub>x</sub> = 1. The output buffer is disabled. Except for  $MC_0$  and  $MC_7$  the feedback signal is an adjacent I/O. For  $MC_0$  and  $MC_7$  the feedback signals are pins 1 and 11. These configurations are summarized in Table 1 and illustrated in Figure 2.


Table 1. Macrocell Configuration

SG0	SG1	SL0 <sub>x</sub>	Cell Configuration	Devices Emulated
<b>Device Uses Registers</b>				
0	1	0	Registered Output	PAL16R8, 16R6, 16R4
0	1	1	Combinatorial I/O	PAL16R6, 16R4
<b>Device Uses No Registers</b>				
1	0	0	Combinatorial Output	PAL10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2
1	0	1	Input	PAL12H6, 14H4, 16H2, 12L6, 14L4, 16L2
1	1	1	Combinatorial I/O	PAL16L8

### Programmable Output Polarity

The polarity of each macrocell can be active-high or active-low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is through a programmable bit SL1<sub>x</sub> which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if SL1<sub>x</sub> is 1 and active low if SL1<sub>x</sub> is 0.



- Notes:**
1. Feedback is not available on pins 15 and 16 in the combinatorial output mode.
  2. The dedicated-input configuration is not available on pins 15 and 16.

**Figure 2. Macrocell Configurations**

17713D-5

## Benefits of Lower Operating Voltage

The PALLV16V8 has an operating voltage range of 3.0V to 3.6 V. Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for notebook applications. The PALLV16V8 inputs accept up to 5.5 V, so they are safe for mixed voltage design.

Because power is proportional to the square of the voltage, reduction of the supply voltage from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications. Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3-V designs facilitate a reduction in the form factor.

A lower operating voltage results in a reduction of I/O voltage swings. This reduces noise generation and provides a less hostile environment for board design. Lower operating voltage also reduces electromagnetic radiation noise and makes obtaining FCC approval easier.

## Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALLV16V8 will depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

## Register Preload

The register on the PALLV16V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

The preload function is not disabled by the security bit. This allows functional testing after the security bit is programmed.

## Security Bit

A security bit is provided on the PALLV16V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. However, programming and verification are also defeated by the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

## Electronic Signature Word

An electronic signature word is provided in the PALLV16V8 device. It consists of 64 bits of programmable memory that can contain user-defined data. The signature data is always available to the user independent of the security bit.

## Programming and Erasing

The PALLV16V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its unprogrammed state. Erasure is automatically performed by the programming hardware. No special erase operation is required. Approved programmers are listed on page 20.


## Quality and Testability

The PALLV16V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all the AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to yield the highest programming yields and post-programming function yields in the industry.

## Technology

The high-speed PALLV16V8 is fabricated with AMD's advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. This technology provides strong input-clamp diodes and a grounded substrate for clean switching.


LOGIC DIAGRAM



17713D-6



# LOGIC DIAGRAM (continued)



17713D-6  
(concluded)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	−55°C to +125°C
Supply Voltage with Respect to Ground	−0.5 V to +7.0 V
DC Input Voltage	−0.5 V to 5.5 V
DC Output or I/O Pin Voltage	−0.5 V to 5.5 V
Static Discharge Voltage	2001 V
Latchup Current ( $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ )	100 mA

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ ) Operating in Free Air	0°C to +75°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground	+3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	I <sub>OH</sub> = −2 mA	2.4	V
			I <sub>OH</sub> = −75 μA	V <sub>CC</sub> − 0.2 V	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	I <sub>OL</sub> = 2 mA	0.4	V
			I <sub>OL</sub> = 100 μA	0.2	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0	5.5	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> , V <sub>CC</sub> = Max (Note 2)		10	μA
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)		−100	μA
I <sub>ozH</sub>	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = V <sub>CC</sub> , V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		10	μA
I <sub>ozL</sub>	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		−100	μA
I <sub>sc</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	−50	−130	mA
I <sub>CC</sub>	Supply Current	Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max, f = 15 MHz (Note 4)		55	mA

### Notes:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>ozL</sub> (or I<sub>IH</sub> and I<sub>ozH</sub>).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- This parameter is guaranteed worst case under test conditions. Refer to the I<sub>CC</sub> vs. frequency graph on page 14 for typical measurements.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Typ	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C, f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V		8	pF

**Note:**

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description		Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Combinatorial Output			10	ns
t <sub>S</sub>	Setup Time from Input or Feedback to Clock		7		ns
t <sub>H</sub>	Hold Time		0		ns
t <sub>CO</sub>	Clock to Output			7	ns
t <sub>WL</sub>	Clock Width	LOW	6		ns
t <sub>WH</sub>		HIGH	6		ns
f <sub>MAX</sub>	Maximum Frequency (Notes 3 and 4)	External Feedback	1/(t <sub>S</sub> + t <sub>CO</sub> )	71.4	MHz
		Internal Feedback (f <sub>CNT</sub> )	1/(t <sub>S</sub> + t <sub>CF</sub> )	83.3	MHz
		No Feedback	1/(t <sub>WH</sub> + t <sub>WL</sub> )	83.3	MHz
t <sub>PZX</sub>	$\overline{OE}$ to Output Enable			10	ns
t <sub>PXZ</sub>	$\overline{OE}$ to Output Disable			10	ns
t <sub>EA</sub>	Input to Output Enable Using Product Term Control			12	ns
t <sub>ER</sub>	Input to Output Disable Using Product Term Control			12	ns


**Notes:**

2. See Switching Test Circuit for test conditions.
3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
4. t<sub>CF</sub> is a calculated value and is not guaranteed. t<sub>CF</sub> can be found using the following equation:  
t<sub>CF</sub> = 1/f<sub>MAX</sub> (internal feedback) – t<sub>S</sub>.


**SWITCHING WAVEFORMS**




**Combinatorial Output**




**Registered Output**



**Clock Width**



**Input to Output Disable/Enable**



**$\overline{OE}$  to Output Disable/Enable**

**Notes:**


1.  $V_T = 1.5\text{ V}$  for input signals and  $V_{CC}/2$  for output signals.
2. Input pulse amplitude 0 V to 3.0 V.
3. Input rise and fall times 2 ns – 5 ns typical.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State


KS000010-PAL

## SWITCHING TEST CIRCUIT



17713D-12

Specification	S <sub>1</sub>	S <sub>2</sub>	C <sub>L</sub>	R <sub>1</sub>	R <sub>2</sub>	Measured Output Value
t <sub>PD</sub> , t <sub>CO</sub>	Closed	Closed	30 pF	1.6K	1.6K	V <sub>CC</sub> /2
t <sub>PZX</sub> , t <sub>EA</sub>	Z → H: Open Z → L: Closed	Z → H: Closed Z → L: Open				V <sub>CC</sub> /2
t <sub>PXZ</sub> , t <sub>ER</sub>	H → Z: Open L → Z: Closed	H → Z: Closed L → Z: Open	5 pF			H → Z: V <sub>OH</sub> - 0.5 V L → Z: V <sub>OL</sub> + 0.5 V

**TYPICAL  $I_{CC}$  CHARACTERISTICS OF PALLV16V8-10** $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

17713D-13

 **$I_{CC}$  vs. Frequency**

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for  $I_{CC}$ . From this midpoint, a designer may scale the  $I_{CC}$  graphs up or down to estimate the  $I_{CC}$  requirements for a particular design.

## ENDURANCE CHARACTERISTICS

The PALLV16V8 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, device can be erased and reprogrammed—a feature which allows 100% testing at the factory.


Symbol	Parameter	Test Conditions	Min	Unit
t <sub>DR</sub>	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

## ROBUSTNESS FEATURES

The PALLV16V8 has some unique features that make it extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative


overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input

17713D-14



Typical Output

17713D-15


## POWER-UP RESET

The PALLV16V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset

and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The  $V_{CC}$  rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Min	Max	Unit
$t_{PR}$	Power-Up Reset Time		1000	ns
$t_s$	Input or Feedback Setup Time	See Switching Characteristics		
$t_{WL}$	Clock Width LOW			



17713D-16