

LC²MOS High Speed, μP-Compatible 8-Bit ADC with Track/Hold Function

AD7821

FEATURES

Fast Conversion Time: 660 ns max
100 kHz Track-and-Hold Function
1 MHz Sample Rate
Unipolar and Bipolar Input Ranges
Ratiometric Reference Inputs
No External Clock
Extended Temperature Range Operation
Skinny 20-Pin DIPs, SOIC and 20-Terminal
Surface Mount Packages

V_{REF}(+) (12) V_{RY*}(-) (1) V_{REF}(+) ABIT FLASH DAC (4MSB) U_{REF}(+) 16 ABIT DAC ABIT DAC ABIT DAC ABIT DAC ABIT DAC AD7821 TIMING AND CONTROL CIRCUITRY GND GND MODE WR*RDY GS RD INT

FUNCTIONAL BLOCK DIAGRAM

(20)

GENERAL DESCRIPTION

The AD7821 is a high-speed, 8-bit, sampling, analog-to-digital converter that offers improved performance over the popular AD7820. It offers a conversion time of 660 ns (vs. 1.36 μs for the AD7820) and 100 kHz signal bandwidth (vs. 6.4 kHz). The sampling instant is better defined and occurs on the falling edge of \overline{WR} or \overline{RD} . The provision of a V_{SS} pin (Pin 19) allows the part to operate from ± 5 V supplies and to digitize bipolar input signals. Alternatively, for unipolar inputs, the V_{SS} pin can be grounded and the AD7821 will operate from a single +5 V supply, like the AD7820.

The AD7821 has a built-in track-and-hold function capable of digitizing full-scale signals up to 100 kHz max. It also uses a half-flash conversion technique that eliminates the need to generate a CLK signal for the ADC.

The AD7821 is designed with standard microprocessor control signals $(\overline{CS}, \overline{RD}, \overline{WR}, RDY, \overline{INT})$ and latched, three-state data outputs capable of interfacing to high-speed data buses. An overflow output (\overline{OFL}) is also provided for cascading devices to achieve higher resolution.

The AD7821 is fabricated in Linear-Compatible CMOS (LC²MOS), an advanced, mixed technology process combining precision bipolar circuits with low-power CMOS logic. The part features a low power dissipation of 50 mW.

PRODUCT HIGHLIGHTS

1. Fast Conversion Time

The half-flash conversion technique, coupled with fabrication on Analog Devices' LC²MOS process, enables a very fast conversion time. The conversion time for the WR-RD mode is 660 ns, with 700 ns for the RD mode.

- Built-In Track-and-Hold
 This allows input signals with slew rates up to 1.6 V/μs to be converted to 8-bits without an external track-and-hold. This corresponds to a 5 V peak-to-peak, 100 kHz sine-wave signal.
- Total Unadjusted Error
 The AD7821 features an excellent total unadjusted error figure of less than ±1 LSB over the full operating temperature range.
- 4. Unipolar/Bipolar Input Ranges The AD7821 is specified for single supply (+5 V) operation with a unipolar full-scale range of 0 to +5 V, and for dual supply (±5 V) operation with a bipolar input range of ±2.5 V. Typical performance characteristics are given for other input ranges.
- Dynamic Specifications for DSP Users
 In addition to the traditional ADC specifications, the
 AD7821 is specified for ac parameters, including signal-to noise ratio, distortion and slew rate.

AD7821 — **SPECIFICATIONS** $V_{DD} = +5 \text{ V} \pm 5\%$, GND = 0 V. Unipolar Input Range: $V_{SS} = GND$, $V_{REF}(+) = GND$. Bipolar Input Range: $V_{SS} = -5 \text{ V} \pm 5\%$, $V_{REF}(+) = 2.5 \text{ V}$, $V_{REF}(-) = -2.5 \text{ V}$. These test conditions apply unless otherwise stated. All specifications T_{min} to T_{max} unless otherwise stated. Specifications apply for RD Mode (Pin 7 = 0 V).

Parameter	K Version ¹	B, T Versions	Units	Comments
UNIPOLAR INPUT RANGE				
Resolution ²	8	8	Bits	
Total Unadjusted Error ³	±1	±1	LSB max	
Minimum Resolution for which				
No Missing Codes are Guaranteed	8	8	Bits	
BIPOLAR INPUT RANGE				
Resolution ²	8	8	Bits	'
Zero Code Error	±1	±1	LSB max	
Full Scale Error	±1	±1	LSB max	
Signal-to-Noise Ratio (SNR) ³	45	45	dB min	V _{IN} = 99.85 kHz Full-Scale Sine Wave with f _{SAMPLING} = 500 kH
Total Harmonic Distortion (THD) ³	-50	-50	dB max	$V_{IN} = 99.85 \text{ kHz Full-Scale Sine Wave with } f_{SAMPLING} = 500 \text{ kH}$
Peak Harmonic or Spurious Noise ³	-50	-50	dB max	V _{IN} = 99.85 kHz Full-Scale Sine Wave with f _{SAMPLING} = 500 kH
	-50	-50	do max	fa (84.72 kHz) and fb (94.97 kHz) Full-Scale
Intermodulation Distortion (IMD) ³	1	}	1	Sine Waves with f _{SAMPLING} = 500 kHz
	50	50	dB max	Second Order Terms
	-50	-50	dB max	Third Order Terms
	-50	-50		Time Order Terms
Slew Rate, Tracking ³	1.6	1.6	V/μs max	
	2.36	2.36	V/μs typ	
REFERENCE INPUT]]	
Input Resistance	1.0/4.0	1.0/4.0	kΩ min/kΩ max	
V _{REF} (+) Input Voltage Range	$V_{REF}(-)/V_{DD}$	$V_{REF}(-)/V_{DD}$	V min/V max	
V _{REF} (-) Input Voltage Range	V _{SS} /V _{REF} (+)	V _{SS} /V _{REF} (+)	V min/V max	
ANALOG INPUT				
Input Voltage Range	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	V min/V max	
Input Leakage Current	±3	±3	μA max	$-5 \text{ V} \leq \text{V}_{\text{IN}} \leq +5 \text{ V}$
Input Capacitance	55	55	pF typ	
LOGIC INPUTS			- 	
CS, WR, RD]	
V _{INH}	2.4	2.4	V min	
	0.8	0.8	V max	
V _{INL}	1	1	µA max	
I _{INH} (CS, RD)	3	3	μA max	
I _{INH} (WR)	-1	-1	μA max	
I _{INL}	8	8	pF max	Translation 5 at 7
Input Capacitance ⁴	8	*	pr max	Typically 5 pF
MODE	1,,	3.5	 .	
V _{INH}	3.5	3.5	V min	
V _{INL}	1.5	1.5	V max	·
I _{INH}	200	200	μA max	50 μA typ
I _{INL}	-1	-1	μA max	
Input Capacitance ⁴	8	8	pF max	Typically 5 pF
LOGIC OUTPUTS				
DB0-DB7, OFL, INT				
V _{OH}	4.0	4.0	V min	$I_{SOURCE} = 360 \mu A$
V_{OL}	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$
I _{OUT} (DB0-DB7)	±3	±3	μA max	Floating State Leakage
Output Capacitance ⁴ (DB0-DB7)	8	8	pF max	Typically 5 pF
RDY		1		
V_{OL}	0.4	0.4	V max	$I_{SINK} = 2.6 \text{ mA}$
I _{OUT}	±3	±3	μA max	Floating State Leakage
Output Capacitance ⁴	8	8	pF max	Typically 5 pF
POWER SUPPLY	1		† 	
I _{DD}	15	20	mA max	$\overline{CS} = \overline{RD} = 0 \text{ V}$
I _{SS}	100	100	μA max	$\overline{CS} = \overline{RD} = 0 \text{ V}$
Power Dissipation	50	50	mW typ	00 - RD - 0 V
-	± 1/4	±1/4	LSB max	+1/16 I SD + V 4.75 V 5.36 V
Power Supply Sensitivity	_ = 1/ 4	≐1/4	LOD HIAX	$\pm 1/16$ LSB typ, $V_{DD} = 4.75$ V to 5.25 V,
	1	I .	1	$(V_{REF}(+) = 4.75 \text{ V max for Unipolar Mode})$

¹Temperature Ranges are as follows: K Version = -40°C to +85°C; B Version = -40°C to +85°C; T Version = -55°C to +125°C.

²1 LSB = 19.53 mV for both the unipolar (0 to +5 V) and bipolar (-2.5 V to +2.5 V) input ranges.

³See Terminology.

⁴Sample tested at +25°C to ensure compliance. Specifications subject to change without notice.

TIMING CHARACTERISTICS¹ ($V_{DD} = +5 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$ or $-5 \text{ V} \pm 5\%$; Unipolar or Bipolar Input Range)

Parameter	Limit at 25°C (All Versions)	Limit at T _{min} ,T _{max} (K, B, Versions)	Limit at T _{min} ,T _{max} (T Version)	Units	Conditions/Comments
t _{CSS}	0	0	0	ns min	CS to RD/WR Setup Time
t _{CSH}	0	l o	0	ns min	CS to RD/WR Hold Time
t _{RDY} ²	70	85 .	100	ns max	CS to RDY Delay. Pull-Up
''W''					Resistor 5 kl.
tonn	700	875	975	ns max	Conversion Time (RD Mode)
t _{ACC0}			·		Data Access Time (RD Mode)
٠٨٠٠٠	t _{CRD} +25	t _{CRD} +30	t _{CRD} +35	ns max	$C_L = 20 \text{ pF}$
l	t _{CRD} +50	t _{CRD} +65	t _{CRD} +75	ns max	$C_L = 100 \text{ pF}$
tinth ²	50	- CRB	-	ns typ	RD to INT Delay (RD Mode)
UNTH	80	85	90	ns max	
tou ⁴	15	15	15	ns min	Data Hold Time
DH	60	70	80	ns max	
	350	425	500	ns min	Delay Time Between Conversions
twe	250	325	400	ns min	Write Pulse Width
WR	10	10	10	μs max	
t _{RD}	250	350	450	ns min	Delay Time between WR and RD Pulses
	160	205	240	ns min	RD Pulse Width (WR-RD Mode, see Figure 12b)
t _{READ1}	100				Determined by tacci
t _{ACC1} ³					Data Access Time (WR-RD Mode, see Figure 12b)
ACCI	160	205	240	ns max	$C_{\rm r} = 20 \rm pF$
	185	235	275	ns max	$C_L = 100 \text{ pF}$
	150	185	220	ns max	RD to INT Delay
t _{RI}	380	1 2		ns typ	WR to INT Delay
INTL	500	610	700	ns max	,
•	65	75	85	ns min	RD Pulse Width (WR-RD Mode, see Figure 12a)
tread2					Determined by 1 _{ACC2}
			Ì		Data Access Time (WR-RD Mode, see Figure 12a)
t _{ACC2} 3	65	75	85	ns max	$C_1 = 20 \text{ pF}$
*ACC2	90	110	130	ns max	$C_t = 100 \text{ pF}$
. 2	80	100	120	ns max	WR to INT Delay (Stand-Alone Operation)
t _{IHWR} ²	30	100	1.20		Data Access Time after INT
чD					(Stand-Alone Operation)
	30	35	40	ns max	$C_{I} = 20 \text{ pF}$
	45	60	70	ns max	$C_{\rm I} = 100 \rm pF$

NOTES

b. High Z to Vol

a. High Z to VOH

Test Circuits




Figure 1. Load Circuits for Data Access Time Test




Figure 2. Load Circuits for Data Hold Time Test

ORDERING GUIDE

Model ¹	Temperature Range	Total Unadjusted Error (LSB)	Package Option ²
AD7821KN	-40°C to +85°C	±1 max	N-20
AD7821KP	-40℃ to +85℃	±1 max	P-20A
AD7821KR	-40°C to +85°C	±1 max	R-20
AD7821BQ	-40°C to +85°C	±1 max	Q-20
AD7821TQ	-55°C to +125°C	±1 max	Q-20
AD7821TE	−55°C to +125°C	±1 max	E-20A

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.

²E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded

²E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

Sample tested at $\pm 25^{\circ}$ C to ensure compliance. All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V. $\pm 2^{\circ}$ C₁ = 50 pF.

³Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

⁴Defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

ABSOLUTE MAXIMUM KATINGS"
V_{DD} to GND0.3 V, +7 V
V _{SS} to GND+0.3 V, 7 V
Digital Input Voltage to GND
(Pins 6-8, 13)
Digital Output Voltage to GND
(Pins 2-5, 9, 14-18)
V_{REF} (+) to GND V_{SS} -0.3 V, V_{DD} +0.3 V
V_{REF} (-) to GND V_{SS} -0.3 V, V_{DD} +0.3 V
V_{IN} to GND V_{SS} -0.3 V, V_{DD} +0.3 V
Operating Temperature Range
Commercial (K Version)

Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10secs) +300°C
Power Dissipation (Any Package) to +75°C
Derates above +75°C by
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect desired.


CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



PIN CONFIGURATIONS

reliability.



PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description	
1	V _{IN}	Analog Input: Range $V_{REF}(-) \le V_{IN} \le V_{REF}(+)$.	
2	DB0	Three-State Data Output (LSB).	
3–5	DB1-DB3	Three-State Data Outputs.	
6	₩R/RDY	WRITE control input/READY status output. See Digital Interface section.	
7	MODE	Mode Selection Input. It determines whether the device operates in the WR-RD or RD mode. This input is internally pulled low through a 50 µA current source. See Digital Interface section.	
8	RD	READ Input. \overline{RD} must be low to access data from the part. See Digital Interface section.	
9	ĪNT	INTERRUPT Output. INT going low indicates that the conversion is complete. INT returns high on the rising edge of $\overline{\text{CS}}$ or $\overline{\text{RD}}$. See Digital Interface section.	
10	GND	Ground.	
11	$V_{REF}(-)$	Lower limit of reference span. Range: $V_{SS} \le V_{REF}(-) < V_{REF}(+)$.	
12	$V_{REF}(+)$	Upper limit of reference span. Range: $V_{REF}(-) < V_{REF}(+) \le V_{DD}$.	

13	CS	Chip Select Input. The device is selected when this input is low.
14-16	DB4-DB6	Three-State Data Outputs.
17	DB7	Three-State Data Output (MSB).
18	ŌFĹ	Overflow Output. If the analog input is higher than $(V_{REF}(+) - 1/2 \text{ LSB})$, \overline{OFI} will be low at the end of conversion. It is a non-three-state output which can be used to cascade 2 or more devices to increase resolution.
19	V _{ss}	Negative supply voltage. $V_{SS} = 0$ V; Unipolar Operation. $V_{SS} = -5$ V; Bipolar Operation.
20	V_{DD}	Positive supply voltage, +5 V.