Am29PL141

Fuse Programmable Controller (FPC)

DISTINCTIVE CHARACTERISTICS

- implements complex fuse programmable state ma-
- 7 conditional inputs, 16 outputs
- 64 words of 32-bit-wide microprogram memory Serial Shadow Register (SSRTM) diagnostics on chip (programmable option)
- 29 high-level microinstructions
 - Conditional branching
 - Conditional looping
 - Conditional subroutine call
 - Multiway branch
- 20 MHz clock rate, 28-pin DIP

GENERAL DESCRIPTION


The Am29PL141 is a single-chip Fuse Programmable Controller (FPC) which allows implementation of complex state machines and controllers by programming the appropriate sequence of microinstructions. A repertoire of jumps, loops, and subroutine calls, which can be conditionally executed based on the test inputs, provides the designer with powerful control flow primitives.

The Am29PL141 FPC also allows distribution of intelligent control throughout the system. It off-loads the central controller by distributing FPCs as the control for various self-contained functional units, such as register file/ALU. I/O, interrupt, diagnostic, and bus control units.

A microprogram address sequencer is the heart of the FPC. It provides the microprogram address to an internal 64word by 32-bit PROM. The fuse programming algorithm is almost identical to that used for AMD's Programmable Array Logic family.

As an option, the Am29PL141 may be programmed to have on chip SSR diagnostics capability. Microinstructions can be serially shifted in, executed, and the results shifted out to facilitate system diagnostics.

BLOCK DIAGRAM




BDR02340

RELATED PRODUCTS

Part No.	Description
Am2914	Vectored Priority Interrupt Controller
Am29100	Controller Family Products

CONNECTION DIAGRAMS Top View 800/ZERO [□ v∞ P[0] [... 27 <u> ⊟</u> сык P[1] [CC/SOI P[2] [25 🔲 7[0] 23 🔲 T[2] **□** 7(2) **□** 7[4] ☐ T[6] __ RESET P[15] P[10] P[14] P[11] __ P[13] ___ P[12] CD009110 CDR04480 Note: Pin 1 is marked for orientation. LOGIC SYMBOLS


T [0] P [0] T [1] P [1] T [2] P [2] T [3] P [3] T [4] P [4] T [5] P [6] CC P [7] P [6] P [7] P [1] CLK P [13] P [14] P [15] CLK P [13] P [14] P [16] ZERO LS002131



Normal Configuration

SSRTM Diagnostics Configuration

METALLIZATION AND PAD LAYOUT




Die Size: 0.211" x 0.202"
Gate Count: 600 Equivalent Gates and 2K of PROM

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid	Combinations
AM29PL141	DC, DCB, LC, XC

Valid Combinations

Valid Combinations fist enfigurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

APL Products: A. Device Number

B. Speed Option (if applicable)

C. Device Class

D. Package Type E. Lead Finish hle)

CPL Products: A.Device Number


B. Speed Option (if applicable)


C. Package Type

D. Temperature Range

E. CPL Status

APL Products





Valid Combinations APL Am29PL141 / BXA CPL Am29PL141 / LMC

Fuse programmable Controller (FPC)

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consists of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11

PIN DESCRIPTION

CC[SDI] Condition Code ((TEST) Input)

When the TEST (P[24:22]) field of the executing microinstruction is set to 6 (binary 110), CC is selected to be the conditional input. (Note: In SSR diagnostic configuration, CC is also the Senal Data Input SDI.)

CLK Clock (Input)

The rising edge clocks the microprogram counter, count register, subroutine register, pipeline register, and EQ flag.

P[15:8] (Outputs)

Upper eight, general-purpose microprogram control outputs. They are enabled by the OE signal from the microprogram pipeline register. When OE is HIGH, P[15:8] are enabled, and when LOW, P[15:8] are three-stated.

P[7:0] [DLCK, MODE] (Outputs)

Lower

Lower eight, general-purpose microprogram control outputs. They are permanently enabled. (Note: In the SSR diagnostic configuration, P[7] becomes the diagnostic clock input DCLK and P[6] becomes the diagnostic control input MODE.)

RESET

Synchronous reset input. When it is low, the output of the PC MUX is forced to the uppermost microprogram address (63). On the next rising clock edge, this address (63) is loaded into the microprogram counter, the microinstruction at location 63 is loaded into the pipeline register and the EQ flag is cleared. The CREG and SREG values are indeterminate on reset.

T[5:0]

Test inputs. In conditional microinstructions, the inputs can be used as individual condition codes selected by the TEST field in the pipeline register. The T[5:0] inputs can also be used as a branch address when performing a microprogram branch, or as a count value.

ZERO [SDO]

Zero output. A Low state indicates that the CREG value is zero. (Note: In the SSR diagnostic configuration, ZERO becomes the Serial Data output SDO. This change is only on the output pin; internally, the zero detect functions is unchanged.)

FUNCTIONAL DESCRIPTION

Figure 1, the block diagram of the Am29PL141 FPC, shows logic blocks and interconnecting buses. These allow parallel performance of different operations in a single microinstruction. The FPC consists of four main logic blocks: the microprogram memory, microaddress control logic, condition code selection logic, and microinstruction decode. A fifth optional block is the Serial Shadow Register (SSR).

The microprogram memory contains the user-defined instruction flow and output sequence. The microaddress control logic addresses the microprogram memory. This control logic supports high-level microinstruction functions including conditional branches, subroutine calls and returns, loops, and multiway branches. The condition code selection logic selects the condition code input to be tested when a conditional microinstruction is executed. The polarity of the selected condition code input is controlled by the POL bit in the microword. The microinstruction decode generates the control signals necessary to perform the microinstruction specified by

the microinstruction part (P[31:16]) of the microword. The SSR enables in-system testing that allows isolation of problems down to the IC level.

MICROPROGRAM MEMORY

The FPC microprogram memory is a 64-word by 32-bit PROM with a 32-bit pipeline register at its output. The upper 16 bits (P[31:16]) of the pipeline register stay internal to the FPC and form the microinstruction to control address sequencing. The format for microinstructions is: a one-bit synchronous Output Enable OE, a five-bit OPCODE, a one-bit test polarity select POL, a three-bit TEST condition select field, and a six-bit immediate DATA field. The DATA field is used to provide branch addresses, test input masks, and counter values.

The lower 16 bits (P[15:0]) of the pipeline register are brought out as user-defined, general purpose control outputs. The upper eight control outputs (P[15:8]) are three-stated when OE is programmed as a LOW. The lower eight control bits (P[7:0]) are always enabled.




Figure 1. Am29PL141 Block Diagram

^{*}Note: These pins available only in SSR mode.

^{**}Note: These pins available only in normal mode.

MICROADDRESS CONTROL LOGIC

The microaddress control logic consists of five smaller logic blocks. These are:

PC MUX - The microprogram counter multiplexer

P CNTR - Microprogram counter (PC) and incrementer (PC + 1)

SUBREG - Subroutine register (SREG) with subroutine mux (S MUX)

CNTR - Count register (CREG) with counter mux (C MUX), decrementer (COUNTER-1) and zero

GOTO - Specialized branch control logic

The PC MUX is a six-bit, four-to-one multiplexer. It selects either the PC, PC+1, SREG, or GOTO output as the next microaddress input to the microprogram memory and to the PC. The PC thus always contains the address of the microinstruction in the pipeline register. During a Reset, the PC MUX output is forced to all ones, selecting location 63 of the microprogram memory.

The P CNTR block consists of a six-bit register (PC) driving a six-bit combinatorial incrementer (PC+ 1). Either the present or the incremented values of PC can address the microprogram PROM. The incremented value of PC can be saved as a subroutine return address. The present PC value can address the microprogram PROM when waiting for a condition to become valid. PC+1 addresses the microprogram PROM for sequential microprogram flow, for unconditional microinstructions, and as a default for conditional microinstructions.

The SUBREG block consists of a six-bit, three-to-one multiplexer (S MUX) driving a six-bit register (SREG). The three possible SREG inputs are PC+1, CREG, and SREG. SREG normally operates as a one-deep stack to save subroutine return addresses. PC+1 is the input source when performing subroutine calls and PC MUX is the output destination when performing return from subroutine.

The CNTR block consists of a six-bit, four-to-one multiplexer (C MUX); driving a six-bit register (CREG); a six-bit, combinatorial decrementer (COUNTER-1); and a zero detection circuit. The CNTR logic block is typically used for timing functions and iterative loop counting.

The SUBREG and CNTR can be considered as one logic block because of their unique interaction. To explain this interaction, notice that both have an additional input source and output destination not used in typical operation—each other. This allows the CREG to be an additional stack location when not used for counting, and the SREG to be a nested count location when not used as a stack location. Thus, the SREG and CREG can operate in three different modes:

- 1. As a separate one-deep stack and counter.
- 2. As a two-deep stack.
- 3. As a two-deep nested counter.

The GOTO logic block serves three functions:

- It provides a six-bit count value from the DATA Field in the pipeline register (P[21:16]) or from the TEST inputs (T[5:0]) masked by the DATA Field (P[21:16]). (This is represented by T*M.)
- 2. It provides a branch address from the DATA Field in the pipeline register (P[21 : 16]) or from the TEST inputs (T[5 : 0]) masked by the DATA Field (P[21 : 16]). (This is represented by T*M.)

3. It compares the TEST inputs

(T(5:0]) masked by the DATA Field (P(21:16]), called T*M, to the CONSTANT Field from the pipeline register (P(27:22)). If a match occurs, the EQ Flip-flop is set. EQ remains unchanged if there is no match. Constant field bits that correspond to marked test bits must be ZERO.

The EQ flag can be tested by the condition code selection logic. Multiple tests of any group of T inputs in a manner analogous to Sum-of-Products can be performed since a no match comparison does not reset the EQ flag. Any conditional branch on EQ will reset the EQ flag. Conditional returns on EQ will not change the EQ flag. RESET input LOW will reset the EQ flag.

NOTE: A zero in the DATA Field blocks the corresponding bit in the TEST Field; a one activates the corresponding bit

The constant field bits that correspond to masked test field bits must be zero. A zero is substituted for masked test field bits. The 'POL' bit is a "don't care" when using test inputs to load registers.

CONDITION CODE SELECTION LOGIC

The condition code selection logic consists of an eight-to-one multiplexer. The eight test condition inputs are the device inputs (CC and T[5:0]) and the EQ flag. The TEST field P[24:22] selects one of the eight conditions to test.

The polarity bit POL in the microinstructions allows the user to test for either a true or false conditon. Refer to Table 2 for details.

MICROINSTRUCTION DECODE

The microinstruction decoder is a PLA that generates the control for 29 different microinstructions. The decoder's inputs include the OPCODE Field (P[30:26]), the zero detection output from the CNTR, and the selected test condition code from the conditional code selection logic.

Am29PL141 SSR DIAGNOSTICS OPTION


As a programmable option, the Am29PL141 FPC may be configured to contain Serial Shadow Register (SSR) diagnostics capability. SSR diagnostics is a simple, straightforward method of in-system testing that allows isolation of problems down to the IC level.

The SSR diagnostics configuration activates a 32-bit-wide, D-type register, called a "shadow" register, on the pipeline register inputs. The shadow register can be serially loaded from the SDI pin, parallel loaded from the pipeline register, or held. The pipeline register can be loaded from the microprogram memory in normal operation or from the shadow register during diagnostics. A redefinition of four device pins is required to control the different diagnostics functions. CC also functions as the Serial Data Input (SDI), ZERO becomes the Serial Data Output (SDO), P[7] becomes the diagnostic clock (DCLK), and P[6] becomes the diagnostic mode control (MODE). The various diagnostic and normal modes are shown in Table 1.

Serially loading a test microinstruction into the shadow register and parallel loading the shadow register contents into the pipeline register forces execution of the test microinstruction. The result of the test microinstruction can then be clocked into the pipeline register, as in normal operation mode, parallel loaded into the shadow register, and serially shifted out for system diagnostics.

The general microinstruction format is shown below:

Am29PL141 General Microinstruction Format



WHERE:

OE = Synchronous Output Enable for P[15:8].

OPCODE = A five-bit opcode field for selecting one of the twenty-eight single data field microinstructions.

POL = A one-bit test condition polarity select.

0 = Test for true (HIGH) condition. 1 = Test for false (LOW) condition.


TEST = A three-bit test condition select.

EST[2:0]	UNDER TES
000	T[0]
001	T[1]
010	T[2]
011	T[3]
100	T[4]
101	T[5]
110	CC
111	EQ

DATA = A six-bit conditional branch microaddress, test input mask, or counter value field designated as PI in microinstruction mnemonics.

The special two data field comparison microinstruction format is shown below:

Am29PL141 Comparison Microinstruction Format



WHERE:

OE = Synchronous Output Enable for P[15:8].
OPCODE = Compare microinstruction (binary 100).

CONSTANT = A six-bit constant for equal to comparison with T*M.

DATA = A six-bit mask field for masking the incoming T[5:0] inputs.

TABLE 1.

\vdash								
	Inputs Outputs							
	SDI	MODE	DCLK	CLK	SDO	Shadow Register	Pipeline Register	Operation
	D	L	t	H,L,↑	So	S _{i-1} ← S _i S ₃₁ ← D	Hold	Serial Right Shift Register
	x	L	H,L,;	t	so	Hold	P _i ←PROM _i	Normal Load Pipeline Register from PROM
	٦	н	1	H,L,ı	L	Sı←Pi	Hold	Load Shadow Register from Pipeline* Register
	x	н	H,L,ı	1	SDI	Hold	Pı←Sį	Load Pipeline Register from Shadow Register
	Н	Н	1	H,L,↓	н	Hold	Hold	Hold Shadow Register

*S7, S6 are undefined. S_{15} - S_8 load from the source driving pins P[15] - P[8]. If P[31] in the microword is a ONE, S_{15} - S_8 are loaded from the pipeline register. If P[31] in the microword is a ZERO, S_{15} - S_8 are loaded from an external source.

FUNCTION TABLE DEFINITIONS

INPUTS

H = HIGH X = Don't Care

L = LOW | t = LOW-to-HIGH transition

= High-to-Low transition

TABLE 2.

Input Condition Being Tested	POL	Condition
0	0	Fail
0	1	Pass
1	0	Pass
1	1	Fail

Am29PL141 MICROINSTRUCTION SET DEFINITION

- Other instruction
- \odot = Instruction being described
- ϵ = Register in part

P = Test Pass

F = Test Fail


M,N are arbitrary values in the CREG or SREG

Opcode	Mnemonics	Description	Execution Example	Register Transfer Description
19	GOTOPL	If (cond) Then Go To Pipeline Conditional branch to the address in the PL (DATA field). The EQ flag will be reset if the test field selects it and the condition passes.	30 PL (DATA) 40 41	If (cond = true) Then PC = PL(data) Else PC = PC+1
OB	GOTOPLZ	If (CREG = 0) Then Go To Pipeline Conditional branch, when the CREG is equal to zero, to the address in the PL (DATA field). This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and the CREG is equal to zero.	31 © CREG = 0 PL (DATA) 40 CREG ≠ 0 41 32 PF001420	If (CREG = 0) Then PC = PL(data) Else PC = PC + 1
OF	GOTOTM	If (cond) Then Go To TM Conditional branch to the address defined by the T*M (T[5:0] under bitwise mask from the DATA field). This microinstruction is intended for multiway branches. The EQ flag will be reset if the test field selects it and the condition passes.	30	If (cond = true) Then PC = T*M Else PC = PC+1
18	FORK	If (cond) Then Go To Pipeline Else Go To (SREG) Conditional branch to the address in the PL (DATA field) or the SREG. A branch to PL is taken if the condition is true and a branch to SREG if false. The EQ flag will be reset if the test field selects it and the condition passes.	31 F SREG 31 P 50 PL 40 51	If (cond = true) Then PC = PL(data) Else PC = SREG

PF001451

Opcode	Mnemonics	Description	Execution Example	Register Transfer Description
10	CALPL	if (cond) Then Call Pipeline Conditional jump to subroutine at the address in the PL (DATA field). The PC + 1 is pushed into the SREG as the return address. The EC flag will be reset if the test field selects it and the condition passes.	30	If (cond = true) Then SREG = PC + 1 PC = PL(data) Else PC = PC + 1
10	GALPLN	If (cond) Then Call Pipeline, Nested Conditional jump to subroutine at the address in the PL (DATA field) nested. The SREG and CREG are treated as a two-deep stack, the PC+1 is pushed into the SREG as the return address and the previous SREG value is transferred into the CREG as a nested return address. The EO flag will be reset if the test field selects it and the condition passes.	32 PC + 1 31 CREG SREG 32 PC + 1 32 PL (DATA) 43 21 44 22	If (cond = true) Then CREG = SREG SREG = PC+1 PC = PL(data) Else PC = PC+1
1E	CALTM	If (cond) Then Call TM Conditional jump to subroutine at the address specified by the T*M (TI5:0) under bitwise mask from the DATA fisid). The PC + 1 is pushed into the SREG as the return address. The EQ flag will be reset if the test field selects it and the condition passes.	30	If (cond = true) Then SREG = PC+1 PC = T*M Else PC = PC+1
1F	CALTMN	If (cond) Then Call TM, Nested Conditional jump to subroutine at the address specified by the T*M (T[5:0] under bitwise mask from the DATA field) nested. The PC + 1 is pushed into the SREG as the return address and the previous SREG value is transferred into the CREG as a nested return address. The EQ flag will be reset if the test field selects it and the condition passes.	30 32 PC + 1 31 00 SREG SREG 32 PC + 1 32 0 SREG SREG 32 PC + 1 32 PC + 1 33 PC + 1 32 PC + 1	

Opcode	Mnemonica	Description	Execution Example	Register Transfer Description
04	LDPL	If (cond) Then Load Pipeline Conditional Load the CREG from the PL (DATA field).	31 CREG PL (DATA) 32 P	If (cond = true) Then CREG = PL(data) PC = PC + 1 Else PC = PC + 1
			PF001510	
05	LDPLN	If (cond) Then Load Pipeline, Nested Conditional load the CREG from the PL (DATA field) nested. The CREG and SREG are treated as a two-deep nested count register, the previous CREG value is pushed into the SREG as a nested count, and the CREG is loaded from PL.	31 SREG CREG F SREG CREG PL (DATA)	If (cond = true) Then SREG = CREG CREG = PL(data) PC = PC + 1 Else PC = PC + 1
			PF001600	
06	LDTM	If (cond) Then Load TM Conditional load the CREG from the T*M (T[5:0] inputs under bitwise mask from the DATA field).	30 CREG N T'M	If (cond = true) Then
			PF001520	
07	LOTMN	If (cond) Then Load TM, Nested Conditional load the CREG from the T*M (T[5:0] inputs under bitwise mask from the DATA field) nested. The SREG and CREG are treated as a two-deep nested count register, the previous CREG value is transferred into the SREG and the CREG is loaded from T*M.	31	If (cond = true) Then



Opcode	Mnemonica	Description	Execution Example	Register Transfer Description
09	DEC	If (cond) Then Decrement Conditional decrement of the CREG.	31	if (cond = true) Then CREG = CREG-1 PC = PC+1 Eise PC = PC+1
			PF001620	
oc	DECPL	While (CREG ≠ 0) Welt Else Load Pipeline Conditional Hold until the counter is equal to zero, then load CREG from the PL (DATA field). This microinstruction is intended for timing waveform generation. If the CREG is not equal to zero, the same microinstruction is refetched while CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next microinstruction to be reloaded from PL. This instruction does not depend on the pass/fail condition.	31 PC CREG # 0 N-1 32 CREG = 0 PL (DATA)	While (CREG < > 0)
0E	DECTM	While (CREG ≠ 0) Walt Else		While (CREG < > 0)
VE.	DECIM	Conditional Hold until the counter is equal to zero, then load CREG from the T*M (T[5:0] under bitwise mask from the DATA field). This microinstruction is intended for timing waveform generation. If the CREG is not equal to zero, the same microinstruction is refletched while the CREG is decremented. Timing is complete when the CREG is equal to zero, causing the next microinstruction to be fetched and the CREG to be reloaded from T*M. This instruction does not depend on the pass/fail condition.	30 CREG DECREMENTER 31 PC CREG ≠ 0 N CREG 32 CREG = 0 N T'M	CREG = CREG - 1
1B	DECGOPL	If (cond) Then Go To Pipeline Eise While (CREG ≠ 0) Wait Conditional Hold/Count. The current microinstruction will be refetched and the CREG decremented until the condition under test becomes true or the counter is equal to zero. If the condition becomes true, a branch to the address in the PL (DATA field) is executed. If the counter becomes zero without the condition becoming true, a CONTINUE is executed. The EQ flag will be reset if the test field selects it and the condition passes.	CREG DÉCREMENTER N-1 N STAND N F AND CREG = 0 PL (DATA) 40 41	While (cond = false) If (CREG < > 0) CREG = CREG - 1 PC = PC Else PC = PC + 1 End While PC = PL(data)

Opcode	Mnemonics	Description	Execution Example	Register Transfer Description
1 A	WAIT	It (cond) Then Go To Pipeline Else Wait Conditional Hold. The current microinstruction will be refetched and executed until the condition under test becomes true. When true, a branch to the address in the PL (DATA field) is executed. The EQ flag will be reset if the test field selects it and the condition passes.	30 PC F PL (DATA) 40 41	If (cond = true) Then PC = PL(data) Else PC = PC
08	LPPL	While (CREG ≠ 0) Loop to Pipeline Conditional loop to the address in the PL (DATA field). This microinstruction is intended to be placed at the bottom of an iterative loop. If the CREG is not sequal to zero, it is decremented (signifying completion of an iteration), and a branch to the PL address (top of the loop) is executed. If the CREG is equal to zero, looping is complete and the next sequential microinstruction is executed. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.	30 31 32 CREG = 0 CREG DECREMENTER 33 PL (DATA) 34 CREG = 0 PF001670	While (CREG < > 0) CREG = CREG - 1 PC = PL (data) End While PC = PC + 1
QA	LPPLN	While (CREG ≠ 0) Loop to Pipeline Else Nest Conditional loop to the address in the PL (DATA field) nested. The SREG and CREG are treated as a two-deep nested count register, and the microinstruction is intended to be placed at the bottom of an "inner-nested" iterative loop. If the CREG is not equal to zero, the CREG is not equal to zero, the CREG is not equal to zero, the CREG is equal to zero, the inner loop is executed. If the CREG is equal to zero, the inner loop is complete, and the count value for the outer loop is transferred from the SREG into the CREG. This instruction does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.	33 OPL (DATA) 34 CREG = 0 CREG DECREMEN N N-1 CREG SREG N SREG PF001880	While (CREG < > 0) CREG = CREG - 1 PC = PL(data) End While CREG = SREG PC = PC + 1 TER

Opcode	Mnemonics	Description	Execution Example	Register Transfer Description
00		Continue The next sequential microinstruction is fetched unconditionally.	30 💿	PC = PC+1
10 – 13 (100XX binary)		Compare TM to Pipeline (DATA) This microinstruction performs bitwise exclusive-or of T*M (T[5:0] under bitwise mask from the DATA field) with CONSTANT (P[27:22]). If T*M equals CONSTANT, the EQ flag is set to one which may be branched on in a following microinstruction. If not equal, the EQ flag is unaffected. This allows sequences of compares, in a manner analogous to sum-of-products, to be performed which can be followed by a single conditional branch if one or more of the comparisons were true. Note: The EQ flag is set to zero on reset or when EQ is selected as the condition in a branch. Conditional returns on EQ leave the flag unchanged. Constant fleid bits that correspond to masked test fleid bits must be zero. This instruction does not	30 31	Compare T*M and PL(deta) EQ = ((T [5:0] .AND. DATA). XNOR, CONSTANT) .OR. EC
		depend on the pass/fail condition.	F	PF00 1701

MICROINSTRUCTION SET TABLE

				Pass				Fall			
Code	Mnemonics	Definition	CREG Content	PC MUX	SREG	CREG	EQ	PC MUX	SREG	Hold Hold Hold Hold Hold Hold Hold Hold	EQ
00	RETPL	Return: Load Pipeline	Х	SREG	Hold	Data	NC	PC + 1	Hold	Hold	NC
01	RETPLN	Return Nested: Load Pipeline	X	SREG	CREG	Data	NC	PC+1	Hold	Hold	NC
02	RET	Return	×	SREG	Hold	Hold	NC	PC + 1	Hold	Hold	NC
03	RETN	Return Nested	Х	SREG	CREG	Hold	NC	PC + 1	Hold	Hold	NC
04	LDPL	Load Pipeline	X	PC + 1	Hold	Data	NC	PC + 1	Hold	Hold	NC
05	LDPLN	Load Pipeline Nested	Х	PC + 1	CREG	Data	NC	PC + 1	Hold	Hold	NC
06	LDTM	Load T*M	×	PC + 1	Hold	T°M	NC	PC + 1	Hold	Hold	NC
07	LDTMN	Load T*M Nested	Х	PC + 1	CREG	T*M	NC	PC + 1	Hold	Hold	NC
		t Biri	≠0	Data	Hold	DCRMT	Reset			1 1	
08	LPPL	Loop Pipeline	= 0	PC + 1	Hold	Hold	NC		·		
09	DEC	Decrement	х	PC + 1	Hold	DCRMT	NC	PC + 1	Hold	Hold	NC
			≠0	Data	Hold	DCRMT	Reset				
0A	LPPLN	Loop Pipeline Nested	≠ 0	PC + 1	Hold	SREG	NC				
			≠0	PC + 1	Hold	Hold	NC				
0B	GOTOPLZ	Go to Pipeline Zero	≠ 0	Data	Hold	Hold	Reset		· · · · ·		
			≠0	PC	Hold	DCRMT	NC				
0C	DECPL	Count/Load Pipeline	≈ 0	PC + 1	Hold	Data	NC				
OD	CONT	Continue	×	PC + 1	Hold	Hold	NC	PC + 1	Hold	Hold	NC
			≠0	PC	Hold	DCRMT	NC				
θĒ	DECTM	Count/Load T*M	≠ 0	PC + 1	Hold	T*M	NC				
0F	GOTOTM	Go to T*M	х	T*M	Hold	Hold	Reset	PC + 1	Hold	Hold	NC
10 - 13 (100XX Binary)	СМР	Compare*	×	PC + 1	Hold	Hold	Set	PC + 1	Hold	Hold	NC
14	PSHPL	Push: Load Pipeline	Х	PC + 1	PC + 1	Data	NC	PC + 1	Hold	Hold	NC
15	PSH	Push	X	PC + 1	PC + 1	Hold	NC	PC + 1	Hold	Hold	NC
16	PSHTM	Push: Load T*M	Х	PC + 1	PC + 1	T*M	NC	PC + 1	Hold	Hold	NC
17	PSHN	Push Nested	Х	PC + 1	PC + 1	SREG	NC	PC + 1	Hold	Hold	NC
18	FORK	Fork	×	Data	Hold	Hold	Reset	SREG	Hold	Hold	NC
19	GOTOPL	Go to Pipeline	×	Data	Hold	Hold	Reset	PC + 1	Hold	Hold	NC
1A	WAIT	Hold Pipeline	×	Data	Hold	Hold	Reset	PC	Hold	Hold	NC
40	DECCOS:	Courty United Directions	≠0	Data	Hold	Hold	Reset	PC	Hold	DCRMT	NC
1B	DECGOPL	Count: Hold Pipeline	= 0	Data	Hold	Hold	Reset	PC + 1	Hold	Hold	NC
1C	CALPL	Call Pipeline	X	Data	PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC
1D	CALPLN	Call Pipeline Nested	×	Data	PC + 1	SREG	Reset	PC + 1	Hold	Hold	NC
1E	CALTM	Call T*M	×	T*M	PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC
1F	CALTMN	Call T*M Nested	X	T*M	PC + 1	SREG	Reset	PC + 1	Hold	Hold	NC

EQ = ((T[5:0]. AND. DATA). XNOR. CONSTANT).OR. EQ CONSTANT field bits that correspond to masked test field bits must be zero. NC = No Change

Notes:

1. (/)Signifies two different operations may occur, depending on the condition.

2. (:) Signifies two parallel operations on the same condition.

3. The EQ flag will be affected only if the test field selects it, with the exception of instructions 10 – 13.

PROGRAMMING

The Am29PL141 FPC is programmed and verified using a simple algorithm that is almost identical to that used for AMD's Programmable Array Logic family. The internal programmable array of the Am29PL141 is organized as a 64 word by 32 bit (column) PROM. The fuse to be programmed is selected by its address (1 of 64), the byte at that address (1 of 4), and the bit in the byte (1 of 8). Control of programming and verifying is accomplished by applying a simple sequence of voltages on two control pins (CLK and CC).

The fuse address is selected using a full decode of the T[5:0] inputs, where T[5] is the MSB and T[0] the LSB. The one of four byte addressing is done on the P[7] (MSB) and P[6] (LSB) outputs. The bit selection is done one output at a time by applying the programming voltage (V_{OP}) to the output pin. The output pins that accept V_{OP} are P[15:8]. A graphical representation of the fuse array organization for programming, with fuse numbering compatible to the JEDEC standard programmable logic transfer format, is shown in Figure 2.

The complete program and verify cycle timing is shown in the programming waveform. A programming sequence is initiated by raising the CLK pin to V_{HH}. This places the device in the program mode and disables the output pins so that they may be used as fuse addressing inputs. The next step is to address the fuse to be blown as previously stated. Note that bit selection, with V_{OP}, should follow address and byte selection. Raising the CC pin to V_{HH} initiates programming and lowering V_{OP} terminates programming. Lowering the CLK pin to a TTL LOW level places the device in the fuse verification mode by enabling the programming outputs, P[15:8]. Following a clock pulse the fuse may be verified on the same output as bit

selection was performed. This scheme allows fuses to be verified in parallel as a byte if desired. The verification mode is terminated by lowering the CC pin back to a normal TTL level.


SSR DIAGNOSTICS CONFIGURATION PROGRAMMING

One additional fuse (#2048) is used to alter the configuration of the Am29PL141 to include on-chip SSR Diagnostics. This fuse is addressed by applying V_{HH} to the RESET and T[5], followed by V_{OP} on pin P[15]. To verify the diagnostic fuse, P[7] and P[6] must select byte #3, i.e., P[7] must be low and P[6] must be high.

PROGRAMMING YIELD

AMD programmable logic devices have been designed to insure extremely high programming yields (> 98%). To help insure that a part was correctly programmed, once the programming sequence is completed, the entire fuse array should be reverified at both low and high V_{CC} (V_{CCL} and V_{CCH}). Reverification can be accomplished in a verification only mode (CC at V_{HH}) by reading the outputs in parallel. This verification cycle checks that the array fuses have been blown correctly and can be sensed under varying conditions by the outputs.

AMD programmable logic devices contain many internal test features, including circuitry and extra fuses which allow AMD to test the ability of each part to perform programming before shipping, to assure high programming yields, and correct logical operation for a correctly programmed part. Programming yield losses are most likely due to poor programming socket contact, programming equipment that is out of calibration, or improper usage of said equipment.



PFR00970
JEDEC FUSE NUMBER = 32 (FUSE ADDRESS) + 8(3 - BYTE) + (7 - BIT)

Figure 2. Programming Configuration

BYTE SELECT						
BYTE P[7] P[6]						
0	н	L				
1	Н	Н				
2	L	L				
3	L	H				

	BIT SELECT								
BIT	P[15]	P[14]	P[13]	P[12]	P[11]	P[10]	P[9]	P[8]	
0	۲	L	L	L	Ļ	٦	L	Н	
1	L	L	L	L	L	L	Н	l L	
2	L	L	L	L	L	Н	L	L	
3	L	L	L	L	н	L	L	L	
4	L	l L	Ł	н	L	L	L	L	
5	L	L	н	L	L	L	L	L	
6	L	н	L	L	L	L	L	L	
7	Н	L	L	L	L	L	L	L	

COLUMN DECODE								
0	C0	C8	C16	C24				
1	C1	C9	C17	C25				
2	C2	C10	C18	C26				
3	C3	C11	C19	C27				
4	C4	C12	C20	C28				
5	C5	C13	C21	C29				
6	C6	C14	C22	C30				
7	C7	C15	C23	C31				

~
4
_
_
Am29P

FUSE	FUSE ADDRESS DECODE						
1		T[5]	T[4]	T[3]	T[2]	T[1]	T[0]
1	0	L	L	Ĺ	L	L	L
1	1		<u> </u>	L	L	L	
4 L L L H L H L H	2	L	L	L	L	н	
5 L L L H H L H H L H H L L H H L L L L L L L L L L L L L L L L L H L L L H L L L H L							
6				L			
7			1				
S							
10							
10						I	
11							
12							
13							
14							
15							
16 L H L L L H L L H L L H L L H L H L H L H L H L H H L L H H L H H L H H L H H L H H L H H H L H H H L H H H L L H H H H L L H H H L L H H H L L H H H L L H H H L L H H H L L H H H L L L H H H L L L H H H L L H H							
17							
18 L H L L H L H L H H L H H H L H H H H L L H H H H L L H H H L L H H H L L H H H L L H H H L L H H H L L H		li i					
19							
1							
1							
1							
23							
24 L H H L L H H L L H H L L H H L L H H L H H L H H H L H							
26 L H H L H H L H H L H H H L L L H H H H H H H H H H H H L L L H L L L L L L L L H H L L L L H H L L L L H H L L L L L H H L L L L L H H L L L L L L H H L L L L		l L					
26 L H H L H H L H H L H H H L L L L L L L L L H H H H H L H L H H H L	25	L	Н	lн	L	L	Н
28 L H H H L		L	Н	н	L	н	L
1	27	L	Н	н	Ł	н	Н
10	28	L	H	н	н	L	L
31 L H L L L L L L L L L L L L L L L L H L L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L L H L L H L H L L L H L L L L H L	29	L	H] н	н	L	н
32 H L L L L L L L L H L L H L L H L L H L L H L L H L L H H L L H H L L H H L L H H L L H H L L H H L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L H H L L	30						
33 H L L L H L H L H H L H H L H H L H H L H H L H H L H H L H H H L H H H H H L H				Н			
34 H L L L H L 35 H L L H H L L H H L L H H L L H H L L H L H L H L H H L H H L H H L H H L H H H L H H L H H L H H L H H L H H L H H L H H L H H L H H L H H H L H H L H H H L H H H L H H H L H H H H H L L H H L H							
35							
36 H L L H L L H L H L H L H H L H H L H H L H H L H H H L H					_		
37 H L L H L H L H L H H L H H L H H L H							
38 H L L H H L H H L H							
39 H L H H H H H H H H H L H L H L H L H H L H H L H H L H H L H H H L H H H L H H H L H H H L H H H L H H H H H L H							
40 H L H L L L L L L L L L L L H L H L H L H L H L H L H H L L L H H H L L L L L H H L							
41 H L H L H L H L H L H L H L H L H H L H H L L H H H L L H H L L H H L L L H H H L							
42 H L H L H L H L H			1 -				
43 H L H L H H L H L L L L L L L H L L H L H L H H L L L H H L							
44 H L H H L L H H L H							
45							
46 H L H H H L H							
47							
48 H H L L L L H H L L H H H L H H L H H L H H L H H H H H H H L H							
49 H H L L L H L H L H L H L H L H L H H L H H L H H L H H L H H L H							
50 H H L L H L 51 H H L L H H L 52 H H L H L L H L L H H L H H L H H L H		н	Н		L	L	
51 H H L L H H 52 H H L H L L H 53 H H L H L H H L H H L H H L H H L L H H H L L L L L H H L L H H L H H L H H H L H H H H H H H H L H H H L H H H H H H L H	50	1 H	I н	L	L	н	L
54 H H L H H L 55 H H L H H H H H H H L L L L L H H L H H L H H L H H H H H H H H H H H H H H L H H H L H H L H H L H H L L H H L L H H L L H H L L H H L L H H L H H L L H H L L H H L H H L L H H L L H H L H H L L	51	Н	н	L	L	l H	Н
54 H H L H H L 55 H H L H H H H H H H L L L L L H H L H H L H H L H H H H H H H H H H H H H H L H H H L H H L H H L H H L L H H L L H H L L H H L L H H L L H H L H H L L H H L L H H L H H L L H H L L H H L H H L L	52	н	Н	L	[н	L	L
54 H H L H H L 55 H H L H H H H H H H L L L L L H H L H H L H H L H H H H H H H H H H H H H H L H H H L H H L H H L H H L L H H L L H H L L H H L L H H L L H H L H H L L H H L L H H L H H L L H H L L H H L H H L L	53	Н	Н	L	Н	L	н
55 H H L H H H H H H L L L L L L L H H H H L H H L H H L H H L H	54	Н	H	L	н	н	L
56 H H H L L L 57 H H H L L H 58 H H H L H L 59 H H H L H H 60 H H H H L L L 61 H H H H H L H H L H H L H H L H H H L H </td <td>55</td> <td>H</td> <td> H</td> <td>L</td> <td> н</td> <td> н</td> <td>Н</td>	55	H	H	L	н	н	Н
57	56	H	н	H	L	L	L
58 H H H L H L 59 H H H L H H H H H H H L L L L L L L L L L H H H H H L H	57	H	H	H	L	ļ L	Н
59	58	н	H	H	L	ј н	L
60	59	H	H	H	L L	H	Н
61	60	H	#	H	H	Į Ļ	<u> </u>
62	61	H	!!	H	H	<u>L</u>	<u>H</u>
63	62	H	#	#	!!	!!	!
	63	Н	<u>н</u> _	H	Н	<u> </u>	<u> </u>

PROGRAMMING PARAMETERS TA = 25°C **Parameters** Description Min. Max Units Тур. CC @ 5-10 mA 20.5 19.5 Control Pin Extra High Level ٧нн Volts CLK@ 5-10 mA 19.5 20 20.5 VOP Program Voltage, P [15:8] @ 15 - 200 mA 19.5 20.5 Volts Input High Level During Programming and Verify 5 5.5 VIHP 2.4 Volts Input Low Level During Programming and Verify VILP 0.0 0.3 0.5 Volts VCCP V_{CC} During Programming @ I_{CC} = 425 mA 5 5.2 5.5 Volts VCCL VCC During First Pass Verification @ ICC = 425 mA 4.1 4.3 4.5 Volts **VCCH** VCC During Second Pass Verification @ ICC = 485 mA 5.4 5.7 6.0 Volts **VBlown** Successful Blown Fuse Sense Level @ Output 0.3 0.5 Volts dVop/dt Rate of Output Voltage Change 20 250 V/µsec dVFE/dt Rate of Fusing Enable Voltage Change (CC Rising Edge) 100 1000 V/µsec Fusing Time First Attempt 40 50 100 usec Subsequent Attempts 4 5 10 msec ťĐ Delays Between Various Level Changes 100 200 ns Period During which Output is Sensed for VBlown Level 500 ١v ns VONP Pull-Up Voltage on Outputs Not Being Programmed V_{CCP} - 0.3 Volts VCCP V_{CCP} + 0.3 Pull-Up Resistor on Outputs Not Being Programmed


1.9

2

2.1

κΩ

R



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
(Ambient) Temperature Under Bias55 to +125°C
Supply Voltage to Ground Potential
(Pin 28 to Pin 14) Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)0.5 V to +V _{CC} Max.
DC Voltage Applied to Outputs
During Programming
DC Output Current, Into Outputs During
Programming (Max Duration of 1 sec) 200 mA
DC input Voltage0.5 V to +5.5 V
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +70°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified; included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted

Parameters	Description		Test Conditions			Min	Max	Units
V	Ordered LIICH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or		I _{OH} = -3.0 mA	COMIL	2.4		V-14-
VOH	Output HIGH Voltage	VIL			Mil.	2.4		Volts
Vol	Output LOW Voltage	V _{CC} = Min., V	IN = VIH or	IOL = 16 mA	COM'L		0.50	Volts
VOL	Cuput LCVV Voltage	VIL		IOL = 12 mA	MIL		0.50	VORS
V _{IH} (Note 1)	Input HIGH Level	Guaranteed In	put Logical Hi	GH Voltage for All In	puts	2.0		Volts
V _{IL} (Note 1)	Input LOW Level	Guaranteed In	put Logical LC	W Voltage for All In	puts		0.8	Voits
liL.	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 V	Max. CLK P [15:6] All other inputs				-1.5 -0.55 -0.50	mΑ
(iH	Input HIGH Current	V _{CC} = Max. V _{IN} = 2.4 V	Max. CLK P [15:6] 2.4 V All other inputs				150 100 25	μА
lį .	Input HiGH Current	V _{CC} = Max., V	Max., V _{IN} = 5.5 V				1.0	mA
¹ SC	Output Short Circuit Current	V _{CC} = Max., V	OUT = 0.5 V (Note 2)		-20	-80	mA
	Power Supply Current		COMIL	T _A = 0 to 70°C			450	
loc		V _{CC} = Max.	COMIC	T _A = 70°C			400	mA.
TOWN Supply Culture	ACC - IMBX:	MIL T _C = -55 to 125°C		Ċ	490	11114		
	T _C = 125°C				420	-		
Vj	Input Clamp Voltage	V _{CC} = Min, I _{IN}	=-18 mA			-1.2	Volts	
ЮZН	Output Leakage Current		V _{CC} = MAX, V _{IL} = 0.8 V V _O = 2.4 V V _O = 0.5 V				100	
lozL	(Note 3)	V _H = 2.0 V			V _O = 0.5 V		-550	μΑ

Notes:

^{1.} These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. 3. I/O pin leakage is the worst case of l_{OZX} or l_{IX} (where X = H or L).

SWITCHING CHARACTERISTICS over operating range unless otherwise specified; included in Group A Subgroup 9, 10, 11 tests unless otherwise noted. (APL and CPL products only.)

Parameters		B. contatto c		СОММ	ERCIAL	MILI.	TARY	
		Description	Test Conditions	Min.	Max.	Min.	Max.	Units
	1	CLK to P[15:0]			15		20	ns
	2	CLK to ZERO	1		20		25	ns
tpD	3	DCLK to SDO			30		35	ns
	4	Mode to SDO			30		35	ns
	5	SDI to SDO	1		30		35	ns
	6	T[5:0] to CLK (Note 1)		40		45 †		ns
	7	CC to CLK (Note 1)		40		45 †		กร
	8	RESET to CLK		30		35		ns
ts	9	Mode to CLK		30		35		ns
	10	Mode to DCLK		30		35		ns
	11	SDI to DCLK		30		35		ns
	12	P[15:8] to DCLK		30		35		ns
	13	T[5:0] to CLK	See Test Output Load Conditions	3		3		ns
	14	CC to CLK		3		3		ns
	15	RESET to CLK		3		3		ns
tн	16	Mode to CLK		3		3		ns
	17	Mode to DCLK]	3		3		ns
	18	SDI to DCLK]	3		3		ns
	19	P[15:8] to DCLK	1	3		3		ns
tpzx	20	CLK to P[15:8] Enable	1		30		35	ns
texz	21	CLK to P[15:8] Disable			30		35	ns
.	22	CLK Pulse Width (HIGH and LOW)]	20		25		ns
ιPW	tpw 23 DCLK Pulse Width (HIGH and LOW)]	30		35		ns
tp	24	CLK and DCLK Period (Note 1)	1	45		50 †	•	ns

Notes:

- These parameters cannot be measured directly on unprogrammed devices. They are determined as follows:
 a. Measure delay from input (CC, T[5:0], or CLK) to PROM address out in test mode. This will measure the delay through the sequence
 - a. Measure delay from input (cc, 1[3:0], or other to from additional content of the column additional columns and the column and the column additional columns are setup time from T[5:0] input through PROM and register setup.

 c. Measure delay from T[5:0] input to PROM address out in verify test column mode. This will measure the delay through the logic and P[15:0] outputs.

 To calculate the desired parameter measurement the following formula is used:


 Measurement (a) + Measurement (b) Measurement (c)

CLK (a) + (b) - (c) = CLK PERIOD CC to CLK Set-up time:

CC (a) + (b) - (c) = CC to CLK Set-up time T[5:0] to CLK Set-up time:

T[5:0] (a) + (b) - (c) = T[5:0] to CLK Set-up time

t = Not included in Group A tests



SSRTM Configuration

WF023120

SDO

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic testing environment. The specifics of what philosophies are applied to which test are shown in the data sheet and the data-sheet reconciliation that follow.

Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" that measure the propagation delays in to and out of the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench setup are used to determine the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impractical to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is determined from engineering correlations based on data taken with a bench setup and the knowledge that certain DC tests are performed in order to facilitate this correlation.

AC loads specified in the data sheet are used for bench testing. Automatic tester loads, which simulate the data-sheet loads, may be used during production testing.

Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels.

AC Testing

AC parameters are specified that cannot be measured accurately on automatic testers because of tester limitations. Datainput hold times fall into this category. In these cases, the parameter in question is tested by correlating the tester to bench data or oscilloscope measurements made on the tester by engineering (supporting data on file).

Certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

Output Short-Circuit Current Testing

When performing I_{OS} tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage (V_{output}) that is slightly above ground. The V_{CC} is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the V_{OUT} = 0, V_{CC} = Max. case.

APPLICATION

Cycle Time Calculation


The Am29PL141 has a 40 ns set-up time requirement on the T[5:0] test inputs.

If this set-up time is violated, the part may become metastable. It is therefore necessary to synchronize the test inputs with the CLK when the test inputs are asynchronous.

By selecting the appropriate speed register, 50 ns cycle time can be achieved.


Register	CLK - Q	10 ns
Am29PL141	T[5:0] - CLK Set-up	40 ns
	Cycle Time	50 ns

KEY TO SWITCHING WAVEFORMS



.....

SWITCHING TEST CIRCUITS



A. Three State Outputs


B. Normal Outputs


TCR01340

Notes: 1. CL = 50 pF includes scope probe, wiring and stray capacitances without device in test

- 2. S₁, S₂, and S₃ are closed during function tests and all AC tests except output enable
- 3. S_1 and S_3 are closed while S_2 is open for tpZH test.
- 4. CL = 5.0 pF for output disable tests.

SWITCHING TEST WAVEFORMS






Propagation Delay

Set-up, Hold, and Release Times

- Notes: 1. Diagram shown for HIGH data only.

 Output transition may be opposite sense.
 - Cross hatched area is don't care condition.

Pulse Width



Enable and Disable Times


Test	V _X	Output Waveform - Messurement Level
All tops	5.0V	VOL 1.5V
^t РНZ	0.0٧	Voн
^t PLZ	5.0V	VOL
ФZн	0.0٧	0.0V VON
t _{PZL}	5.0V	3V

WFR02680


- Notes: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
 - 2. S₁, S₂, and S₃ of Load Circuit are closed except where shown.

NOTE: Pulse generator for all pulses: Rate \leq 1.0 MHz; Z₀ = 50 Ω : t₁ \leq 2.5 ns.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



C_O≅5.0 pF, all inputs



Co≅5.0 pF, all outputs

NOTE: Actual current flow direction shown.