

ADVANCED INFORMATION



DESCRIPTION:

The *LP-Stack™* series is a family of interchangeable memory devices. The 256 Megabit Double Data Rate Synchronous DRAM is a member of this family which utilizes the new and innovative space saving TSOP stacking technology. The devices are constructed with two 16 Meg x 8 DDR SDRAM's.

The 256 Megabit *LP-Stack™* modules DPDD16MX16TSBY5, based on 128 Megabit devices, has been designed to fit in the same footprint as the 16 Meg x 8 DDR SDRAM TSOP monolithic. This allows for system upgrade without electrical or mechanical redesign. Providing an immediate and low cost memory solution.

FEATURES:

- Configurations Available:
16 Meg x 16 (2 Banks of 4 Meg x 8 bits x 4)
- Clock Frequencies:
100, 125, 133, 143 MHz
- 2.5 Volt DQ Supply
- JEDEC Standard SSTL_2 Interface for all Inputs/Outputs
- Four Bank Operation
- Programmable Burst Type:
Burst Length and Read Latency
- Refresh:
4096 Cycles/64ms
- Refresh Types:
Auto and Self
- JEDEC Approved Footprint and Pinout
- Package:
66-Pin Leadless TSOP Stack



PIN NAMES	
A0 - A11	Row Address: A0 - A11 Column Address: A0 - A9
BA0,BA1	Bank Select Address
A10 / AP	Auto Precharge
DQ0 - DQ15	Data In / Data Out
CAS	Column Address Strobe
CS	Chip Select
RAS	Row Address Strobe
WE	Data Write Enable
CK, CK	Differential Clock Inputs
CKE0, CKE1	Clock Enables
DQS0, DQS1	Data Strobes
DM0, DM1	Data Masks
VDD	Power Supply (+2.5V)
VSS	Ground
VDDQ	DQ Power Supply (+2.5V)
VSSQ	DQ Ground
VREF	Reference Voltage for Inputs
N.C.	No Connect
NU	Not Used

ADVANCED INFORMATION

ORDERING INFORMATION

DP	DD	16M	X	16	T	S	B	Y5	- DP -	XX	XX	XX	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	I/O TYPE	DEVICE WIDTH	PACKAGE	SUPPLIER	MFR ID	CYCLE TIME	CAS LATENCY	
													15 CAS LATENCY 1.5
													20 CAS LATENCY 2.0
													25 CAS LATENCY 2.5
													07 7ns (143MHz)
													75 7.5ns (133MHz)
													08 8ns (125MHz)
													10 10ns (100MHz)
													MANUFACTURER CODE*
													SUPPLIER CODE*
													STACKABLE TSOP
													x8 MEMORY BASED
													SSTL INPUTS/OUTPUTS
													128 MEGABIT BASED
													MEMORY MODULE WITHOUT SUPPORT LOGIC
													DOUBLE DATA RATE SYNCHRONOUS DRAM

MECHANICAL DRAWING

