

SYNCHRONOUS DRAM

256Mb: x4, x8, x16 SDRAM

MT48LC64M4A2 - 16 Meg x 4 x 4 banks MT48LC32M8A2 - 8 Meg x 8 x 4 banks MT48LC16M16A2 - 4 Meg x 16 x 4 banks

For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds

Features

- PC66-, PC100-, and PC133-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes
- Self Refresh Mode
- 64ms, 8,192-cycle refresh
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply

Options Marking

٠	Configuration	ns	
	64 Meg x 4	(16 Meg x 4 x 4 banks)	64M4
	32 Meg x 8	(8 Meg x 8 x 4 banks)	32M8
	16 Meg x 16	(4 Meg x 16 x 4 banks)	16M16
•	WRITE Recov ^t WR = "2 CLK'		A2
٠	Package/Pin	out	
	54-pin TSOP	II OCPL ² (400 mil) (standard)	TG
	54-pin TSOP	II OCPL ² (400 mil) (lead-free)	Р

54 phi 1561 h 661 L (400 hill) (ledu hee)	1
60-ball FBGA (x4, x8)	FB ^{4,5}
54-ball FBGA (x16)	FG ³
60-ball FBGA (x4, x8) (lead-free)	BB ^{4,5}
54-ball FBGA (x16) (lead-free)	BG ³

- Timing (Cycle Time)
 7.5ns @ CL = 2 (PC133)
 7.5ns @ CL = 3 (PC133)
 -75
- Self Refresh Standard Low power
 L³
- Operating Temperature Commercial (0°C to +70°C) Industrial (-40°C to +85°C)
 None IT³

NOTE: 1. Refer to Micron Technical Note TN-48-05.

- 2. Off-center parting line.
- 3. Consult Micron for availability.
- $\label{eq:configuration} 4. \ Not available in x16 \ configuration.$
- 5. Actual FBGA part marking shown on page 60.

Fi	Figure 1: Pin Assignment (Top View) 54-Pin TSOP										
<u>_x4</u>	x8	<u>x16</u>							<u>x16</u>	x8	x4
- NC - NC DQ0 - NC	NC DQ1 NC DQ2 NC DQ2 NC DQ3 NC -	VDD DQ0 VDDQ DQ1 DQ2 VssQ DQ3 DQ4 VDDQ DQ5 DQ6 VssQ DQ7 VDD QQL QQ7 VDD QQKL CAS# RAS#		1 • 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18			54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37		Vss DQ15 VssQ DQ14 DQ13 VddQ DQ12 DQ11 VssQ DQ10 DQ9 VddQ DQ8 Vss NC DQMH CLK CKE	- DQ7 - NC DQ6 - NC DQ5 - NC DQ4 - NC - NC	NC NC DQ3 NC NC NC NC DQ2 NC NC NC
-	-	CS# BA0		19 20			36 35	H	A12 A11	-	_
_	_	BA1		21			34		A9	-	-
-	-	A10		22			33		A 8	-	-
-	-	A 0		23			32		A7	-	-
-	-	A1		24			31		A6	-	-
-	-	A2		25			30		A5	-	-
-	-	A3 Vdd		26 27			29 28	F	A4 Vss	-	-

Note: The # symbol indicates signal is active LOW. A dash (-) indicates x8 and x4 pin function is same as x16 pin function.

Table 1: Address Table

	64 Meg x 4	32 Meg x 8	16 Meg x 16		
Configuration	16 Meg x 4 x 4 banks	8 Meg x 8 x 4 banks	4 Meg x 16 x 4 banks		
RefreshCount	8K	8K	8K		
Row Addressing	8K (A0–A12)	8K (A0–A12)	8K (A0–A12)		
Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)		
ColumnAddressing	2K (A0–A9, A11)	1K (A0–A9)	512 (A0–A8)		

Table 2: Key Timing Parameters

SPEED GRADE	CLOCK FREQUENCY		STIME CL = 3*	setup Time	HOLD TIME
-7E	143 MHz	-	5.4ns	1.5ns	0.8ns
-75	133 MHz	-	5.4ns	1.5ns	0.8ns
-7E	133 MHz	5.4ns	-	1.5ns	0.8ns
-75	100 MHz	6ns	-	1.5ns	0.8ns

*CL = CAS (READ) latency

Part Number Example: MT48LC16M16A2TG-75

09005aef8091e6a8 256MSDRAM_G.p65 - Rev. G; Pub. 9/03


1

Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2003 Micron Technology, Inc.










NOTE: FBGA pin Symbol, Type, and Descriptions are identical to the listing of the 54-pin TSOP table on page 9.





Figure 3: 54-Ball FBGA Assignment (Top View)





PART NUMBER	ARCHITECTURE	PACKAGE
MT48LC64M4A2TG	64 Meg x 4	54-pin TSOP II
MT48LC64M4A2P	64 Meg x 4	54-pin TSOP II
MT48LC64M4A2FB*	64 Meg x 4	60-ball FBGA
MT48LC64M4A2BB*	64 Meg x 4	60-ball FBGA
MT48LC32M8A2TG	32 Meg x 8	54-pin TSOP II
MT48LC32M8A2P	32 Meg x 8	54-pin TSOP II
MT48LC32M8A2FB*	32 Meg x 8	60-ball FBGA
MT48LC32M8A2BB*	32 Meg x 8	60-ball FBGA
MT48LC16M16A2TG	16 Meg x 16	54-pin TSOP II
MT48LC16M16A2P	16 Meg x 16	54-pin TSOP II
MT48LC16M16A2FG	16 Meg x 16	54-ball FBGA
MT48LC16M16A2BG	16 Meg x 16	54-ball FBGA
		(a)

Table 3: 256 Mb SDRAM Part Numbers

*Actual FBGA part marking shown on pages 60 and 61.

General Description

The 256Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quadbank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 67,108,864-bit banks is organized as 8,192 rows by 2,048 columns by 4 bits. Each of the x8's 67,108,864-bit banks is organized as 8,192 rows by 1,024 columns by 8 bits. Each of the x16's 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0–A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 256Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a highspeed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, highspeed, random-access operation.

The 256Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.



Table of Contents

Functional Block Diagram – 64 Meg x 4	6
Functional Block Diagram – 32 Meg x 8	7
Functional Block Diagram – 16 Meg x 16	8
Pin Descriptions	10
Ball Descriptions	10
Functional Description	12
Initialization	12
Register Definition	12
Mode Register	12
Burst Length	12
Burst Type	13
CAS Latency	14
Operating Mode	14
Write Burst Mode	14
Commands	15
Truth Table 1 (Commands and DQM Operation)	15
Command Inhibit	16
No Operation (NOP)	16
Load mode register	16
Active	16
Read	16
Write	16
Precharge	16
Auto Precharge	16
Burst Terminate	17
Auto Refresh	17
Self Refresh	17
Operation	18
Bank/Row Activation	18
Reads	19
Writes	25
Precharge	27
Power-Down	27
Clock Suspend	28
Burst Read/Single Write	28

Concurrent Auto Precharge	29
TruthTable2(CKE)	31
Truth Table 3 (Current State, Same Bank)	32
Truth Table 4 (Current State, Different Bank)	34
Absolute Maximum Ratings	36
DC Electrical Characteristics	
and Operating Conditions	36
IDD Specifications and Conditions	36
Capacitance	37
Electrical Characteristics	
and Recommended AC Operating Conditions	37
AC Electrical Characteristics (Timing Table)	38
Timing Waveforms	
Initialize and Load mode register	40
Power-Down Mode	41
Clock Suspend Mode	42
Auto Refresh Mode	43
Self Refresh Mode	44
Reads	
Read – Without Auto Precharge	45
Read – With Auto Precharge	46
Single Read - Without Auto Precharge	47
Single Read - With Auto Precharge	48
Alternating Bank Read Accesses	49
Read – Full-Page Burst	50
Read – DQM Operation	51
Writes	
Write – Without Auto Precharge	52
Write – With Auto Precharge	53
Single Write - Without Auto Precharge	54
Single Write - With Auto Precharge	55
Alternating Bank Write Accesses	56
Write – Full-Page Burst	57
Write – DQM Operation	58





Figure 4: Functional Block Diagram

64 Meg x 4 SDRAM








Figure 5: Functional Block Diagram

32 Meg x 8 SDRAM








Figure 6: Functional Block Diagram

16 Meg x 16 SDRAM






Table 4: Pin Descriptions (54-pin TSOP)

54-PIN TSOP	SYMBOL	TYPE	DESCRIPTION	
38	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.	
37	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-dow and self refresh modes, providing low standby power. CKE may be tied HIGH.	
19	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.	
16, 17, 18	WE#, CAS#, RAS#	Input	Command Inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered.	
39	x4, x8: DQM	Input	Input/Output Mask: DQM is an input mask signal for write accesses and	
15, 39	x16: DQML, DQMU		an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sample HIGH during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0- DQ7 and DQMH corresponds to DQ8-DQ15. DQML and DQMH a considered same state when referenced as DQM.	
20, 21	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.	
23-26, 29-34, 22, 35, 36	A0-A12	Input		
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0-DQ15	x16: I/O	I/O Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, and 51 are NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4).	
2, 5, 8, 11, 44, 47, 50, 53	DQ0-DQ7	x8: I/O	Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4).	
5, 11, 44, 50	DQ0-DQ3	x4: I/O	Data Input/Output: Data bus for x4.	
40	NC	-	No Connect: This pin should be left unconnected.	
3, 9, 43, 49	VddQ	Supply	DQ Power: DQ power to the die for improved noise immunity.	
6, 12, 46, 52	VssQ	Supply	DQ Ground: DQ ground to the die for improved noise immunity.	
1, 14, 27	Vdd	Supply	Power Supply: +3.3V ±0.3V.	
28, 41, 54	Vss	Supply	Ground.	



Table 5: Ball Descriptions (54-Ball FBGA)

54-BALL FBGA	SYMBOL	TYPE	DESCRIPTION	
F2	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.	
F3	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.	
G9	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.	
F7, F8, F9	CAS#, RAS#, WE#	Input	Command Inputs: CAS#, RAS#, and WE# (along with CS#) define the command being entered.	
E8, F1	LDQM, UDQM	Input	ut Input/Output Mask: DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when during a READ cycle. LDQM corresponds to DQ0–DQ UDQM corresponds to DQ8–DQ15. LDQM and UDQM are considered same state when referenced as DQM.	
G7, G8	BA0, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. These pins also provide the op-code during a LOAD MODE REGISTER command	
H7, H8, J8, J7, J3, J2, H3, H2, H1, G3, H9, G2, G1	A0-A12	Input	Address Inputs: A0–A12 are sampled during the ACTIVE command (row- address A0–A11) and READ/WRITE command (column-address A0–A8; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.	
A8, B9, B8, C9, C8, D9, D8, E9, E1, D2, D1, C2, C1, B2, B1, A2	DQ0-DQ15	I/O	O Data Input/Output: Data bus	
E2	NC	_	No Connect: These pins should be left unconnected.	
A7, B3, C7, D3	VddQ	Supply	DQ Power: DQ power to the die for improved noise immunity.	
A3, B7, C3, D7	VssQ	Supply	DQ Ground: DQ ground to the die for improved noise immunity.	
A9, E7, J9	Vdd	Supply	Power Supply: Voltage dependant on option.	
A1, E3, J1	Vss	Supply	Ground.	



Table 6: Ball Descriptions (60-ball FBGA)

60-BALL FBGA	SYMBOL	ТҮРЕ	DESCRIPTION
К2	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
L2	СКЕ	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
L8	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
J8, K7, J7	CAS#, RAS#, WE#	Input	Command Inputs: CAS#, RAS#, and WE# (along with CS#) define the command being entered.
J2	DQM,	Input	Input/Output Mask: DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when during a READ cycle.
M8, M7	BA0, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. These pins also provide the op-code during a LOAD MODE REGISTER command
N7, P8, P7, R8, R1, P2, P1, N2, N1, M2, N8, M1, L1	A0-A12	Input	Address Inputs: A0–A11 are sampled during the ACTIVE command (row- address A0–A11) and READ/WRITE command (column-address A0–A8; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
C7, F7, F2, C2	DQ0-DQ3	(x4) I/O	Data Input/Output: Data bus
A8, C7, D8, F7, F2, D1, C2, A1	DQ0-DQ7	(x8) I/O	Data Input/Output: Data bus
A1, A8, B1, B8, D1, D2, D7, D8, E1, E8, G1, G2, G7, G8, H1, H8, J1, K1, K8, L7	NC	x4	No Connect: These pins should be left unconnected. G1 is a no connect for this part but may be used as A12 in future designs.
B1, B8, D2, D7, E1, E8, G1, G2, G7, G8, H1, H8, J1, K1, K8, L7	NC	x8	No Connect: These pins should be left unconnected. G1 is a no connect for this part but may be used as A12 in future designs.
B7, C1, E7, F1	VddQ	Supply	DQ Power: Isolated power to DQs for improved noise immunity.
B2, C8, E2, F8	VssQ	Supply	DQ Ground: Isolated ground to DQs for improved noise immunity.
A7, R7	Vdd	Supply	Power Supply: Voltage dependant on option.
A2, H2, R2	Vss	Supply	Ground.



Functional Description

In general, the 256Mb SDRAMs (16 Meg x 4 x 4 banks, 8 Meg x 8 x 4 banks and 4 Meg x 16 x 4 banks) are quadbank DRAMs that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 67,108,864-bit banks is organized as 8,192 rows by 2,048 columns by 4 bits. Each of the x8's 67,108,864-bit banks is organized as 8,192 rows by 1,024 columns by 8 bits. Each of the x16's 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0–A12 select the row). The address bits (x4: A0–A9, A11; x8: A0–A9; x16: A0–A8) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100 μ s delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100 μ s period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

Register Definition *Mode Register*

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0–M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. Address A12 (M12) is undefined but should be driven LOW during loading of the mode register.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a fullpage burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A9, A11 (x4), A1–A9 (x8) or A1–A8 (x16) when the burst length is set to two; by A2–A9, A11 (x4), A2–A9 (x8) or A2–A8 (x16) when the burst length is set to four; and by A3–A9, A11 (x4), A3–A9 (x8) or A3–A8 (x16) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.



Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 7.






Table 7: Burst Definition

Burst	st Starting Column			Order of Accesses Within a Burst		
Length	Address		SS	Type = Sequential	Type = Interleaved	
			A 0			
2			0	0-1	0-1	
2			1	1-0	1-0	
		A1	A 0			
		0	0	0-1-2-3	0-1-2-3	
4		0	1	1-2-3-0	1-0-3-2	
-		1	0	2-3-0-1	2-3-0-1	
		1	1	3-0-1-2	3-2-1-0	
	A2	A 1	A 0			
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	
0	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	
Full	n – 4	.0.Δ1	1/9/8	Cn, Cn + 1, Cn + 2		
	11-7	10-71	1/ 7/0	Cn + 3, Cn + 4	Not Supported	
Page	(loc	ation	0_33	Cn - 1,	Not Supported	
(y)	(location 0-y)			Cn		

- **NOTE:** 1. For full-page accesses: y = 2,048 (x4); y = 1,024 (x8); y = 512 (x16).
 - 2. For a burst length of two, A1-A9, A11 (x4); A1-A9 (x8); or A1-A8 (x16) select the block-of-two burst; A0 selects the starting column within the block.
 - For a burst length of four, A2-A9, A11 (x4); A2-A9 (x8); or A2-A8 (x16) select the block-of-four burst; A0-A1 select the starting column within the block.
 - For a burst length of eight, A3-A9, A11 (x4); A3-A9 (x8); or A3-A8 (x16) select the block-of-eight burst; A0-A2 select the starting column within the block.
 - 5. For a full-page burst, the full row is selected and A0-A9, A11 (x4); A0-A9 (x8); or A0-A8 (x16) select the starting column.
 - 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
 - 7. For a burst length of one, A0-A9, A11 (x4); A0-A9 (x8); or A0-A8 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.



CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 8. Table 8 indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.




Figure 8: CAS Latency

Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

Table 8: CAS Latency

		ALLOWABLE OPERATING FREQUENCY (MHz)					
SPEED	CAS CAS LATENCY = 2 LATENCY = 3						
-7E	≤133	≤143					
-75	≤ 100	≤133					



Commands

Truth Table 1 provides a quick reference of available commands. This is followed by a written description of each command. Three additional Truth Tables appear following the Operation section; these tables provide current state/next state information.

Table 9: Truth Table 1 – Commands and DQM Operation

(Note: 1)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQs	NOTES
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х	
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	
ACTIVE (Select bank and activate row)	L	L	Н	Н	Х	Bank/Row	Х	3
READ (Select bank and column, and start READ burst)	L	Н	L	Н	L/H ⁸	Bank/Col	Х	4
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	L/H ⁸	Bank/Col	Valid	4
BURST TERMINATE	L	Н	Н	L	Х	Х	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Х	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	Х	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Х	Op-Code	Х	2
Write Enable/Output Enable	_	-	_	_	L	_	Active	8
Write Inhibit/Output High-Z	-	-	_	_	Н	_	High-Z	8

NOTE: 1. CKE is HIGH for all commands shown except SELF REFRESH.

2. A0-A11 define the op-code written to the mode register, and A12 should be driven LOW.

3. A0-A12 provide row address, and BA0, BA1 determine which bank is made active.

4. A0-A9, A11 (x4); A0-A9 (x8); or A0-A8 (x16) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.

5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."

6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.

7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.

8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).



COMMAND INHIBIT

The COMMAND INHIBIT function prevents new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE REGISTER

The mode register is loaded via inputs A0–A11 (A12 should be driven LOW.) See mode register heading in the Register Definition section. The LOAD MODE REG-ISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until ^tMRD is met.

ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A9, A11 (x4), A0-A9 (x8), or A0-A8 (x16) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data.

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A9; A11 (x4); A0-A9 (x8); or A0-A8 (x16) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (^tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

AUTO PRECHARGE

Auto precharge is a feature which performs the same individual-bank PRECHARGE function described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A PRECHARGE of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where AUTO PRECHARGE does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (^tRP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet.

BURST TERMINATE

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most



recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in the Operation section of this data sheet.

AUTO REFRESH

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum ^tRP has been met after the PRECHARGE command as shown in the operations section.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The 256Mb SDRAM requires 8,192 AUTO REFRESH cycles every 64ms (^tREF), regardless of width option. Providing a distributed AUTO REFRESH command every 7.81µs will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 8,192 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (^tRFC), once every 64ms.

SELF REFRESH

The SELF REFRESH command can be used to retain

data in the SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become "Don't Care" with the exception of CKE, which must remain LOW.

Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to ^tRAS and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for ^tXSR because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 7.81µs or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

Micron

Operation Bank/Row Activation

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the AC-TIVE command, which selects both the bank and the row to be activated (see Figure 9).

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the ^tRCD specification. ^tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a ^tRCD specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 10, which covers any case where $2 < {^tRCD} (MIN)/{^tCK} \le 3$. (The same procedure is used to convert other specification limits from time units to clock cycles.)

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by ^tRC.

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by ^tRRD.

Figure 9: Activating a Specific Row in a Specific Bank

256Mb: x4, x8, x16

SDRAM





Figure 10: Example: Meeting ${}^{t}RCD$ (MIN) When 2 < ${}^{t}RCD$ (MIN)/ ${}^{t}CK \leq 3$





READs

READ bursts are initiated with a READ command, as shown in Figure 11.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 12 shows general timing for each possible CAS latency setting.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to the start address and continue.)

Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued *x* cycles before the clock edge at which the last desired data element is





Figure 11: READ Command

Figure 12: CAS Latency





valid, where x equals the CAS latency minus one. This is shown in Figure 13 for CAS latencies of two and three; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. The 256Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Fullspeed random read accesses can be performed to the same bank, as shown in Figure 14, or each subsequent READ may be performed to a different bank.




Figure 13: Consecutive READ Bursts

NOTE: Each READ command may be to any bank. DQM is LOW.






Figure 14: Random READ Accesses

NOTE: Each READ command may be to any bank. DQM is LOW.

DON'T CARE

TRANSITIONING DATA



Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turn-around limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

The DQM input is used to avoid I/O contention, as shown in Figures 15 and 16. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal; provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure 10, then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 9 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 16 shows the case where the additional NOP is needed.





Figure 15: READ to WRITE

NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a burst of one is used, then DQM is not required.

Figure 16: READ to WRITE with Extra Clock Cycle



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank.



A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency minus one. This is shown in Figure 17 for each possible CAS latency; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until ^tRP is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the




Figure 17: READ to PRECHARGE

NOTE: DQM is LOW.



PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency minus one. This is shown in Figure 18 for each possible CAS latency; data element n + 3 is the last desired data element of a longer burst.




Figure 18: Terminating a READ Burst



WRITEs

WRITE bursts are initiated with a WRITE command, as shown in Figure 19.

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 20). A full-page burst will continue until terminated. (At the end of the page, it will wrap to the start address and continue.)

Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixedlength WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the




Figure 19: WRITE Command

new command applies to the new command. An example is shown in Figure 21. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. The 256Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 22, or each subsequent WRITE may be performed to a different bank.

Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixedlength WRITE burst may be immediately followed by a READ command. Once the READ command is regis-







Figure 21: WRITE to WRITE







tered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in Figure 23. Data n + 1 is either the last of a burst of two or the last desired of a longer burst.

Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued ^tWR after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a ^tWR of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coinci-

Figure 22: Random WRITE Cycles







256Mb: x4, x8, x16 SDRAM

dent with, the PRECHARGE command. An example is shown in Figure 24. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until ^tRP is met. The precharge can be issued coincident with the first coincident clock edge (T2 in Figure 24) on an A1 Version and with the second clock on an A2 Version (Figure 24.)

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be




Figure 24: WRITE To PRECHARGE

NOTE: DQM could remain LOW in this example if the WRITE burst is a fixed length of two.



ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 25, where data n is the last desired data element of a longer burst.

PRECHARGE

The PRECHARGE command (see Figure 26) is used to deactivate the open row in a particular bank or the

Figure 25: Terminating a WRITE Burst





Figure 26: PRECHARGE Command



256Mb: x4, x8, x16 SDRAM

open row in all banks. The bank(s) will be available for a subsequent row access some specified time (^tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

Power-Down

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode.

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting ^tCKS). See Figure 27.




Figure 27: Power-Down




256Mb: x4, x8, x16 SDRAM

CLOCK SUSPEND

The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See examples in Fig-

Figure 28: Clock Suspend During WRITE Burst




ures 28and 29.)

Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

BURSTREAD/SINGLE WRITE

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).

Figure 29: Clock Suspend During READ Burst



NOTE: For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.



CONCURRENT AUTO PRECHARGE

An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. Micron SDRAMs support CONCURRENT AUTO PRECHARGE. Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below.

READ with Auto Precharge

1. Interrupted by a READ (with or without auto precharge): A READ to bank *m* will interrupt a READ

on bank *n*, CAS latency later. The PRECHARGE to bank *n* will begin when the READ to bank *m* is registered (Figure 30).

2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank *m* will interrupt a READ on bank *n* when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank *n* will begin when the WRITE to bank *m* is registered (Figure 31).





Figure 30: READ With Auto Precharge Interrupted by a READ

Figure 31: READ With Auto Precharge Interrupted by a WRITE



NOTE: 1. DQM is HIGH at T2 to prevent Dout-a+1 from contending with DIN-d at T4.



WRITE with Auto Precharge

- 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after ^tWR is met, where ^tWR begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 32).
- 4. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a WRITE on bank n when registered. The PRECHARGE to bank n will begin after ^tWR is met, where ^tWR begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m (Figure 33).




Figure 32: WRITE With Auto Precharge Interrupted by a READ

Figure 33: WRITE With Auto Precharge Interrupted by a WRITE






Table 10: Truth Table 2 – CKE

(Notes: 1-4)

CKE _{n-1}	CKEn	CURRENT STATE	COMMAND _n	ACTIONn	NOTES
L	L	Power-Down	Х	Maintain Power-Down	
		Self Refresh	Х	Maintain Self Refresh	
		Clock Suspend	Х	Maintain Clock Suspend	
L	Н	Power-Down	COMMAND INHIBIT or NOP	Exit Power-Down	5
		Self Refresh	COMMAND INHIBIT or NOP	Exit Self Refresh	6
		Clock Suspend	Х	Exit Clock Suspend	7
Н	L	All Banks Idle	COMMAND INHIBIT or NOP	Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
		Reading or Writing	VALID	Clock Suspend Entry	
Н	Н		See Truth Table 3		

NOTE: 1. CKE_n is the logic state of CKE at clock edge n; CKE_{n-1} was the state of CKE at the previous clock edge.

2. Current state is the state of the SDRAM immediately prior to clock edge n.

3. COMMAND_n is the command registered at clock edge *n*, and ACTION_n is a result of COMMAND_n.

4. All states and sequences not shown are illegal or reserved.

5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1 (provided that ^tCKS is met).

6. Exiting self refresh at clock edge *n* will put the device in the all banks idle state once ^tXSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the ^tXSR period. A minimum of two NOP commands must be provided during ^tXSR period.

7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n + 1.



Table 11: Truth Table 3 – Current State Bank n, Command to Bank n

(Notes: 1-6; notes appear below and on next page)

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND (ACTION)	NOTES
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)	
	L L H H ACTIVE (Select and activate row)		ACTIVE (Select and activate row)			
Idle L L H AUTO REFRESH L L L L LOAD MODE REGISTER		AUTO REFRESH	7			
		L	LOAD MODE REGISTER	7		
	L	L	Н	L	PRECHARGE	11
	L	Н	L	Н	READ (Select column and start READ burst)	10
Row Active	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	8
Read	L	Н	L	Н	READ (Select column and start new READ burst)	10
(Auto	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
Precharge	L	L	Н	L	PRECHARGE (Truncate READ burst, start PRECHARGE)	8
Disabled)	L	Н	Н	L	BURST TERMINATE	9
Write	L	Н	L	Н	READ (Select column and start READ burst)	10
(Auto	L	Н	L	L	WRITE (Select column and start new WRITE burst)	10
Precharge	L	L	Н	L	PRECHARGE (Truncate WRITE burst, start PRECHARGE)	8
Disabled)	L	Н	Н	L	BURST TERMINATE	9

NOTE: 1. This table applies when CKE_{n1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).

2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.

- 3. Current state definitions:
 - Idle: The bank has been precharged, and tRP has been met.
 - Row Active: A row in the bank has been activated, and 'RCD has been met. No data bursts/accesses and no register accesses are in progress.
 - Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging:	Starts with registration of a PRECHARGE command and ends when tRP is met. Once tRP is met,
	the bank will be in the idle state.
Row Activating:	Starts with registration of an ACTIVE command and ends when 'RCD is met. Once 'RCD is met, the bank will be in the row active state.
Read w/Auto	
Precharge Enabled:	Starts with registration of a READ command with auto precharge enabled and ends when 'RP has been met. Once 'RP is met, the bank will be in the idle state.
Write w/Auto	
Precharge Enabled:	Starts with registration of a WRITE command with auto precharge enabled and ends when 'RP has been met. Once 'RP is met, the bank will be in the idle state.



NOTE (continued):

5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

Refreshing:	starts with registration of an AUTO REFRESH command and ends when 'RC is met. Once 'RC is met, the SDRAM will be in the all banks idle state.
Accessing Mode	
Register:	Starts with registration of a LOAD MODE REGISTER command and ends when ¹ MRD has been
	met. Once ^t MRD is met, the SDRAM will be in the all banks idle state.
Precharging All:	Starts with registration of a PRECHARGE ALL command and ends when 'RP is met. Once 'RP is
	met, all banks will be in the idle state.
too and coguonaac	not shown are illegal or reconved

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
- 10. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 11. Does not affect the state of the bank and acts as a NOP to that bank.



Table 12: Truth Table 4 – Current State Bank n, Command to Bank m

(Notes: 1-6; notes appear below and on next page)

CURRENT STATE	CS#	RAS#	CAS#	WE#	COMMAND (ACTION)	NOTES
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)	
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	
Row	L	L	Н	Н	ACTIVE (Select and activate row)	
Activating,	L	Н	L	Н	READ (Select column and start READ burst)	7
Active, or	L	Н	L	L	WRITE (Select column and start WRITE burst)	7
Precharging	L	L	Н	L	PRECHARGE	
Read	L	L	Н	Н	ACTIVE (Select and activate row)	
(Auto	L	Н	L	Н	READ (Select column and start new READ burst)	7, 10
Precharge	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 11
Disabled)	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (Select and activate row)	
(Auto	L	Н	L	Н	READ (Select column and start READ burst)	7, 12
Precharge	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 13
Disabled)	L	L	Н	L	PRECHARGE	9
Read	L	L	Н	Н	ACTIVE (Select and activate row)	
(With Auto	L	Н	L	Н	READ (Select column and start new READ burst)	7, 8, 14
Precharge)	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 8, 15
L L H		L	PRECHARGE	9		
Write	L	L	Н	Н	ACTIVE (Select and activate row)	
(With Auto	(With Auto L H L H READ (Select column and start READ burst)		READ (Select column and start READ burst)	7, 8, 16		
Precharge)	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 8, 17
	L	L	Н	L	PRECHARGE	9

NOTE: 1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ¹XSR has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m* (assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3.	Current	state	definitions:

	The bank has been precharged, and ^t RP has been met.
Row Active:	A row in the bank has been activated, and ^I RCD has been met. No data bursts/accesses and no
	register accesses are in progress.
Read:	A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or
	been terminated.
Write:	A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated
	or been terminated.
Read w/Auto	
Precharge Enabled:	Starts with registration of a READ command with auto precharge enabled, and ends when ^t RP
	has been met. Once 'RP is met, the bank will be in the idle state.
Write w/Auto	
Precharge Enabled:	Starts with registration of a WRITE command with auto precharge enabled, and ends when tRP
	has been met. Once transfer is met, the bank will be in the idle state.



NOTE (continued):

- 4. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs to bank *m* listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. CONCURRENT AUTO PRECHARGE: Bank *n* will initiate the auto precharge command when its burst has been interrupted by bank m's burst.
- 9. Burst in bank n continues as initiated.
- 10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank n, CAS latency later (Figure 7).
- 11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered (Figures 9 and 10). DQM should be used one clock prior to the WRITE command to prevent bus contention.
- 12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered (Figure 17), with the data-out appearing CAS latency later. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m*.
- 13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered (Figure 15). The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m*.
- 14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank n, CAS latency later. The PRECHARGE to bank *n* will begin when the READ to bank *m* is registered (Figure 24).
- 15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank *n* will begin when the WRITE to bank *m* is registered (Figure 25).
- 16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank *n* will begin after 'WR is met, where 'WR begins when the READ to bank *m* is registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m* (Figure 26).
- 17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered. The PRECHARGE to bank *n* will begin after ^tWR is met, where ^tWR begins when the WRITE to bank *m* is registered. The last valid WRITE to bank *n* will be data registered one clock prior to the WRITE to bank *m* (Figure 27).



Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Voltage on VDD, VDDQ Supply
Relative to Vss1V to +4.6V
Voltage on Inputs, NC or I/O Pins
Relative to Vss1V to +4.6V
Operating Temperature,
T_A (commercial) 0°C to +70°C
Operating Temperature,
T_A (industrial "IT")40°C to +85°C
Storage Temperature (plastic)55°C to +150°C
Power Dissipation 1W

Table 13: DC Electrical Characteristics and Operating Conditions

(Notes: 1, 5, 6; notes appear on page 39); (VDD, VDDQ = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vdd, VddQ	3	3.6	V	
Input High Voltage: Logic 1; All inputs	Vih	2	Vdd + 0.3	V	22
Input Low Voltage: Logic 0; All inputs	VIL	-0.3	0.8	V	22
Input Leakage Current: Any input $0V \le V_{IN} \le V_{DD}$ (All other pins not under test = $0V$)	lı	-5	5	μA	
Output Leakage Current: DQs are disabled; $0V \le V_{OUT} \le V_{DD}Q$	loz	-5	5	μA	
Output Levels: Output High Voltage (Iout = -4mA)	Vон	2.4	_	V	
Output Low Voltage (lout = 4mA)	Vol	-	0.4	V	

Table 14: IDD Specifications and Conditions

(Notes: 1, 5, 6, 11, 13; notes appear on page 39); (VDD, VDDQ = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	-7E	-75	UNITS	NOTES	
Operating Current: Active Mode; Burst = 2; READ or WRITE; ^t RC = ^t RC (I	IDD1	135	125	mA	3, 18, 19, 32	
Standby Current: Power-Down Mode; All banks idle; CKE = LOW	IDD2	2	2	mA	32	
Standby Current: Active Mode; CKE = HIGH; CS# = HIGH; All banks act No accesses in progress	IDD3	40	40	mA	3, 12, 19, 32	
Operating Current: Burst Mode; Page READ or WRITE; All banks active	burst;	IDD4	135	135	mA	3, 18, 19, 32
Auto Refresh Current	^t RFC = ^t RFC (MIN)	IDD5	285	270	mA	3, 12,
CS# = HIGH; CKE = HIGH	^t RFC = 7.81 μs	Idd6	3.5	3.5	mA	18, 19, 32, 33
SELF REFRESH CURRENT: CKE ≤ 0.2V	Standard	IDD7	2.5	2.5	mA	4
	Low power (L)	IDD7	1.5	1.5	mA	



Table 15: Capacitance

(Note: 2; notes appear on page 39)

PARAMETER - TSOP "TG" Package	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: CLK	Cı1	2.5	3.5	рF	29
Input Capacitance: All other input-only pins	Cı2	2.5	3.8	рF	30
Input/Output Capacitance: DQs	Сю	4.0	6.0	рF	31
PARAMETER - FBGA "FB" and "FG" Package	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: CLK	Cı1	1.5	3.5	рF	34
Input Capacitance: All other input-only pins	Cı2	1.5	3.8	рF	35
Input/Output Capacitance: DQs	Сю	3.0	6.0	pF	36

Table 16: Electrical Characteristics and Recommended AC Operating Conditions

(Notes: 5, 6, 8, 9, 11; notes appear on page 39)

ACCHARACTERISTICS			-7E		- 7	75		
PARAMETER		SYMBOL	MIN	MIN MAX	MIN MAX		UNITS	NOTES
Access time from	CL = 3	tAC(3)		5.4		5.4	ns	27
CLK (pos. edge)	CL = 2	tAC(2)		5.4		6	ns	
Address hold time	ŀ	^t AH	0.8		0.8		ns	
Address setup time		^t AS	1.5		1.5		ns	
CLK high-level width		^t CH	2.5		2.5		ns	
CLK low-level width		^t CL	2.5		2.5		ns	
Clock cycle time	CL = 3	^t CK(3)	7		7.5		ns	23
	CL = 2	^t CK(2)	7.5		10		ns	23
CKE hold time	·	^t CKH	0.8		0.8		ns	
CKE setup time		^t CKS	1.5		1.5		ns	37
CS#, RAS#, CAS#, WE#, DQM hold time		^t CMH	0.8		0.8		ns	
CS#, RAS#, CAS#, WE#, DQM setup time		^t CMS	1.5		1.5		ns	
Data-in hold time		^t DH	0.8		0.8		ns	
Data-in setup time		^t DS	1.5		1.5		ns	
Data-out high-impedance	CL = 3	^t HZ(3)		5.4		5.4	ns	10
time	CL = 2	^t HZ(2)		5.4		6	ns	10
Data-out low-impedance time	1	^t LZ	1		1		ns	
Data-out hold time (load)		^t OH	3		3		ns	
Data-out hold time (no load)		^t OH _N	1.8		1.8		ns	28
ACTIVE to PRECHARGE command		^t RAS	37	120,000	44	120,000	ns	
ACTIVE to ACTIVE command period		^t RC	60		66		ns	
ACTIVE to READ or WRITE delay		^t RCD	15		20		ns	
Refresh period (8,192 rows)		^t REF		64		64	ms	
AUTO REFRESH period		^t RFC	66		66		ns	
PRECHARGE command period		^t RP	15		20		ns	
ACTIVE bank a to ACTIVE bank b command		^t RRD	14		15		ns	
Transition time		tT	0.3	1.2	0.3	1.2	ns	7
WRITE recovery time		^t WR	1 CLK+ 7ns		1 CLK+ 7.5ns		ns	24
			14		15		ns	25
Exit SELF REFRESH to ACTIVE command		^t XSR	67		75		ns	20



Table 17: AC Functional Characteristics

(Notes: 5, 6, 7, 8, 9, 11; notes appear on page 39)


PARAMETER	SYMBOL	-7E	-75	UNITS	NOTES	
READ/WRITE command to READ/WRITE command		^t CCD	1	1	^t CK	17
CKE to clock disable or power-down entry mode		^t CKED	1	1	^t CK	14
CKE to clock enable or power-down exit setup mode		^t PED	1	1	^t CK	14
DQM to input data delay		^t DQD	0	0	^t CK	17
DQM to data mask during WRITEs		^t DQM	0	0	^t CK	17
DQM to data high-impedance during READs		^t DQZ	2	2	^t CK	17
WRITE command to input data delay		^t DWD	0	0	^t CK	17
Data-in to ACTIVE command		^t DAL	4	5	^t CK	15, 21
Data-in to PRECHARGE command		^t DPL	2	2	^t CK	16, 21
Last data-in to burst STOP command		^t BDL	1	1	^t CK	17
Last data-in to new READ/WRITE command		^t CDL	1	1	^t CK	17
Last data-in to PRECHARGE command	^t RDL	2	2	^t CK	16, 21	
LOAD MODE REGISTER command to ACTIVE or REFRESH command	^t MRD	2	2	^t CK	26	
Data-out to high-impedance from PRECHARGE command CL = 3			3	3	^t CK	17
	CL = 2	^t ROH(2)	2	2	^t CK	17

Micron

256Mb: x4, x8, x16 SDRAM

Notes

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz, T_A = 25°C; pin under test biased at 1.4V.
- 3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured; $(0^{\circ}C \leq T_A \leq +70^{\circ}C \text{ for commercial})$ and $(-40^{\circ}C \leq T_A \leq +85^{\circ}C \text{ for IT})$.
- 6. An initial pause of 100μs is required after powerup, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. Vss and VssQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 7. AC characteristics assume tT = 1ns.
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 9. Outputs measured at 1.5V with equivalent load:



- 10. ^tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet ^tOH before going High-Z.
- 11. AC operating and IDD test conditions have VIL = 0Vand VIH = 3.0V using a measurement reference level of 1.5V. If the input transition time is longer than 1ns, then the timing is measured from VIL (MAX) and VIH (MIN) and no longer from the 1.5V midpoint. CLK should always be 1.5V referenced to crossover. Refer to Micron Technical Note TN-48-09.
- 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.
- 13. IDD specifications are tested after the device is properly initialized.
- 14. Timing actually specified by ^tCKS; clock(s) specified as a reference only at minimum cycle rate.

- 15. Timing actually specified by ^tWR plus ^tRP; clock(s) specified as a reference only at minimum cycle rate.
- 16. Timing actually specified by ^tWR.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 18. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 19. Address transitions average one transition every two clocks.
- 20. CLK must be toggled a minimum of two times during this period.
- 21.Based on ${}^{t}CK = 7.5$ ns for -75 and -7E.
- 22. VIH overshoot: VIH (MAX) = VDDQ + 2V for a pulse width ≤ 3ns, and the pulse width cannot be greater than one third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width ≤ 3ns.
- 23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including ^tWR, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 24. Auto precharge mode only. The precharge timing budget (^tRP) begins 7ns for -7E and 7.5ns for -75 after the first clock delay, after the last WRITE is executed.
- 25. Precharge mode only.
- 26. JEDEC and PC100 specify three clocks.
- 27. ^tAC for -75/-7E at CL = 3 with no load is 4.6ns and is guaranteed by design.
- 28. Parameter guaranteed by design.
- 29. PC100 specifies a maximum of 4pF.
- 30. PC100 specifies a maximum of 5pF.
- 31. PC100 specifies a maximum of 6.5pF.
- 32. For -75, CL = 3 and ^tCK = 7.5ns; for -7E, CL = 2 and ^tCK = 7.5ns.
- 33. CKE is HIGH during refresh command period ^tRFC (MIN) else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value.
- 34. PC133 specifies a minimum of 2.5pF.
- 35. PC133 specifies a minimum of 2.5pF.
- 36. PC133 specifies a minimum of 3.0pF.
- 37. For operating frequencies \leq 45 MHz ^tCKS = 3.0ns.






Figure 34: Initialize and Load Mode Register ²

TIMING PARAMETERS

	-7	'E	-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
tCH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns

	-7	'E	-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
tCMS	1.5		1.5		ns
^t MRD ³	2		2		^t CK
^t RFC	66		66		ns
^t RP	15		20		ns

- NOTE: 1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
 - 2. If CS is HIGH at clock HIGH time, all commands applied are NOP.
 - 3. JEDEC and PC100 specify three clocks.
 - 4. Outputs are guaranteed High-Z after command is issued.
 - 5. A12 should be a LOW at ${}^{t}P$ + 1.






Figure 35: Power-Down Mode¹

TIMING PARAMETERS

	-7	'E	-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
^t CL	2.5		2.5		ns
^t CK (3)	7		7.5		ns

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
^t CMS	1.5		1.5		ns

*CAS latency indicated in parentheses.

NOTE: 1. Violating refresh requirements during power-down may result in a loss of data.






Figure 36: Clock Suspend Mode¹

DON'T CARE

TIMING PARAMETERS

	-7	/E	-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns


	-7E		-7E -75			
SYMBOL*	MIN	MAX	MIN	MAX	UNITS	
^t CKS	1.5		1.5		ns	
^t CMH	0.8		0.8		ns	
^t CMS	1.5		1.5		ns	
^t DH	0.8		0.8		ns	
^t DS	1.5		1.5		ns	
^t HZ (3)		5.4		5.4	ns	
^t HZ (2)		5.4		6	ns	
^t LZ	1		1		ns	
tOH	3		3		ns	

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 2, the CAS latency = 3, and auto precharge is disabled.
2. x16: A9, A11 and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"



Figure 37: Auto Refresh Mode



TIMING PARAMETERS

	-7	7E	-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
^t CL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
^t CMS	1.5		1.5		ns
^t RFC	66		66		ns
^t RP	15		20		ns






Figure 38: Self Refresh Mode

TIMING PARAMETERS

	-7	7E	-7	/5	
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
^t CL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
^t CMS	1.5		1.5		ns
^t RAS	37	120,000	44	120,000	ns
^t RP	15		20		ns
^t XSR	67		75		ns

*CAS latency indicated in parentheses.

NOTES: 1. No maximum time limit for Self Refresh. ^tRAS(MAX) applies to non-Self Refresh mode.

- 2. tXSR requires minimum of two clocks regardless of frequency or timing.
- 3. As a general rule, any time Self Refresh is exited, the DRAM may not reenter the Self Refresh mode until all rows have been refreshed by the Auto Refresh command at the distributed refresh rate, tREF, or faster. However, the following exceptions are allowed
 - a. The DRAM has been in Self Refresh mode for a minimum of 64mS prior to exiting.
 - b. TXSR is not violated
 - c.. At least two Auto Refresh commands are preformed during each 7.81mS interval while the DRAM remains out of the Self Refresh mode.






Figure 39: Read – Without Auto Precharge¹

DON'T CARE

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
^t CL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CMH	0.8		0.8		ns
tCMS	1.5		1.5		ns
^t HZ (3)		5.4		5.4	ns
^t HZ (2)		5.4		6	ns
^t LZ	1		1		ns
tOH	3		3		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	20		20		ns
^t RP	15		20		ns


*CAS latency indicated in parentheses.


NOTE: 1. For this example, the burst length = 4, the CAS latency = 2, and the READ burst is followed by a "manual" PRECHARGE. 2. x16: A9, A11, and A12 = "Don't Care"

x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"









DON'T CARE

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CMH	0.8		0.8		ns
^t CMS	1.5		1.5		ns
^t HZ (3)		5.4		5.4	ns
^t HZ (2)		5.4		6	ns
^t LZ	1		1		ns
tOH	3		3		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2.

2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"






Figure 41: Single Read – Without Autor Precharge¹

DON'T CARE

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CMH	0.8		0.8		ns
tCMS	1.5		1.5		ns
^t HZ (3)		5.4		5.4	ns
^t HZ (2)		5.4		6	ns
^t LZ	1		1		ns
tOH	3		3		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
tRP	15		20		ns

- **NOTE:** 1. For this example, the burst length = 1, the CAS latency = 2, and the READ burst is followed by a "manual" PRECHARGE. 2. PRECHARGE command not allowed else 'RAS would be violated.
 - x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"








Figure 42: Single Read – With Auto Precharge¹

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
tCMH	0.8		0.8		ns
tCMS	1.5		1.5		ns
^t HZ (3)		5.4		5.4	ns
^t HZ (2)		5.4		6	ns
^t LZ	1		1		ns
tOH	3		3		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 1, and the CAS latency = 2.

2. PRECHARGE command not allowed else 'RAS would be violated.

3. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"








Figure 43: Alternating Bank Read Accesses¹

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
^t CL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns

	-7E		-7E -75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CMH	0.8		0.8		ns
tCMS	1.5		1.5		ns
^t LZ	1		1		ns
tOH	3		3		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns
^t RRD	14		15		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2.

2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"

256Mb: x4, x8, x16 SDRAM




Figure 44: Read – Full-Page Burst¹

TIMING PARAMETERS

Micron

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns

-7E		-7		
MIN	MAX	MIN	MAX	UNITS
1.5		1.5		ns
0.8		0.8		ns
1.5		1.5		ns
	5.4		5.4	ns
	5.4		6	ns
1		1		ns
3		3		ns
15		20		ns
	MIN 1.5 0.8 1.5 1 3	MIN MAX 1.5	MIN MAX MIN 1.5 1.5 0.8 0.8 0.8 0.8 1.5 1.5 0.8 1.5 5.4 - 1 1 1 3 3 3	MIN MAX MIN MAX 1.5 1.5 1.5 0.8 0.8 0.8 1.5 1.5 1.5 0.8 0.8 0.8 1.5 1.5 1.5 5.4 5.4 6 1 1 1 3 3 3

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the CAS latency = 2. 2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care" 3. Page left open; no 'RP.








Figure 45: Read – DQM Operation¹

TIMING PARAMETERS

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AC (3)		5.4		5.4	ns
^t AC (2)		5.4		6	ns
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
^t CMS	1.5		1.5		ns
^t HZ (3)		5.4		5.4	ns
^t HZ (2)		5.4		6	ns
^t LZ	1		1		ns
^t OH	3		3		ns
^t RCD	15		20		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2.

- 2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care"
 - x4: A12 = "Don't Care"






Figure 46: Write – Without Auto Precharge¹

DON'T CARE

TIMING PARAMETERS

Micron

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns


	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns
^t WR	14		15		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 4, and the WRITE burst is followed by a "manual" PRECHARGE.

- 2. 14ns to 15ns is required between $\langle D | N m + 3 \rangle$ and the PRECHARGE command, regardless of frequency.
 - 3. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"





TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
tCMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns
^t WR	1 CLK + 7ns		1 CLK + 7.5ns		-

- NOTE: 1. For this example, the burst length = 4. 2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care"
 - x4: A12 = "Don't Care"






Figure 48: Single Write – Without Auto Precharge¹

DON'T CARE

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns
^t WR	14		15		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 1, and the WRITE burst is followed by a "manual" PRECHARGE.

- 2. 14ns to 15ns is required between <DIN m> and the PRECHARGE command, regardless of frequency. With a single write tWR has been increased to meet minimum tRAS requirement.
- 3. x16: A8, A9, and A11 = "Don't Care" x8: A9 and A11 = "Don't Care"
 - x4: A11 = "Don't Care"
- ${\tt 4. \ PRECHARGE \ command \ not \ allowed \ else \ {\tt ^RAS \ would \ be \ violated}.}$






Figure 49: Single Write – With Auto Precharge¹

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns

	-7E		-7		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
tCMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns
^t WR	1 CLK + 7ns		1 CLK + 7.5ns		-

- **NOTE:** 1. For this example, the burst length = 1.
 - 2. Requires one clock plus time (7ns to 7.5ns) with auto precharge or 14ns to 15ns with PRECHARGE.
 - 3. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"
 - 4. WRITE command not allowed else ^tRAS would be violated.






Figure 50: Alternating Bank Write Accesses¹

TIMING PARAMETERS

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
tCMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RAS	37	120,000	44	120,000	ns
^t RC	60		66		ns
^t RCD	15		20		ns
^t RP	15		20		ns
^t RRD	14		15		ns
^t WR	Note 2		Note 2		ns

- **NOTE:** 1. For this example, the burst length = 4.
 - 2. Requires one clock plus time (7ns or 7.5ns) with auto precharge or 14ns to 15ns with PRECHARGE.
 - 3. x16: A9, A11, and A12 = "Don't Care"
 - x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"

256Mb: x4, x8, x16 SDRAM




Figure 51: Write - Full-Page Burst

TIMING PARAMETERS

Micron

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
tCL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns

*CAS latency indicated in parentheses.

NOTE: 1. x16: A9, A11, and A12 = "Don't Care"

x8: A11 and A12 = "Don't Care"

x4: A12 = "Don't Care"

- 2. ^tWR must be satisfied prior to PRECHARGE command.
- 3. Page left open; no ^tRP.

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
tCMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RCD	15		20		ns






Figure 52: Write – DQM Operation¹

DON'T CARE

	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t AH	0.8		0.8		ns
^t AS	1.5		1.5		ns
^t CH	2.5		2.5		ns
^t CL	2.5		2.5		ns
^t CK (3)	7		7.5		ns
^t CK (2)	7.5		10		ns
^t CKH	0.8		0.8		ns

TIMING PARAMETERS


	-7E		-75		
SYMBOL*	MIN	MAX	MIN	MAX	UNITS
^t CKS	1.5		1.5		ns
^t CMH	0.8		0.8		ns
^t CMS	1.5		1.5		ns
^t DH	0.8		0.8		ns
^t DS	1.5		1.5		ns
^t RCD	15		20		ns

*CAS latency indicated in parentheses.

NOTE: 1. For this example, the burst length = 4. 2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"



Figure 53: 54-PIN PLASTIC TSOP (400 mil)




NOTE: 1. All dimensions in millimeters .

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



Figure 54: FBGA "FB" Package, 60-Ball, 8mm x 16mm x4, x8




(Bottom View)

NOTE: 1. All dimensions in millimeters.

- 2. Recommended Pad size for PCB is 0.33mm±0.025mm.
- 3. Top side part marking decode can be found at: http://www.micron.com/products/fbga/FBGA.asp



Figure 55: FBGA "FG" Package, 54-ball, 8mm x 14mm x16



(Bottom View)

- NOTE: 1. All dimensions in millimeters.
 - 2. Recommended Pad size for PCB is 0.27mm±0.025mm.
 - 3. Top side part marking decode can be found at: http://www.micron.com/products/fbga/FBGA.asp