

# CX28250

# ATM Physical Interface (PHY) Devices

The CX28250 is an ATM-SONET Physical Layer (PHY) device with an integrated, PLL clock and data recovery (CDR) circuit. This device has optimized SONET framer functions for mapping ATM cells to SONET payloads for edge switch applications, and optional enhanced feature sets for ATM-WAN access applications. It provides ATM Forum-compliant service termination, and maps the 53-byte cells from an ATM switch fabric or an adaptation layer processor (SAR) into the SONET payload. The CX28250 device is tailored to meet a wide variety of ATM OC-3 applications. These include WAN terminals, ATM LAN and WAN switches, ATM OC-3 NICs, and Ethernet-ATM uplink cards.


The CX28250 uses an ATM Forum UTOPIA Level 2-compliant host interface designed for a multi-PHY environment. The ATM framer provides G.804 cell processing, with HEC generation, checking, and alignment operations. It provides a 155 Mbps SONET termination with all of the counters needed for capturing both SONET and ATM error events as specified by the ATM Forum. A proprietary protection scheme allows for near-instantaneous switching between active and stand-by PHYs.

The CX28250 uses a Pseudo-Emitter Coupled Logic (PECL) line interface compliant with the ATM Forum's WIRE definition. Thus, designers can connect directly to either fiber optic or Cat 5 Physical Media Dependant (PMD) devices. For diagnostics, three loopback modes are provided: source loopback, line loopback before the ATM processor, and line loopback at the UTOPIA block. In addition, the CX28250 can generate BIP-8 errors and insert invalid HECs.

The CX28250 supports the following:

- · Compliance with the jitter requirements of Bellcore's GR-253-CORE.
- Automatic Protection Switching (APS) using the K1/K2 overhead octets and a Bit Error Rate (BER) integrator.
- Compatible with Mindspeed CX28297 software driver.
- Access to the S1 octet for system timing.
- Data transmission/reception over the Data Link message channels, D1-D3 and D4-D12.
- Two new input pins have been added: InsPthAIS and InsLnAIS. When asserted high, these
  pins cause the CX28250 to generate an AIS in the appropriate overhead.
- Two new output pins have also been added: LPOut and PFOut. These indicate that an AIS alarm has been received.

#### **Functional Block Diagram**



### **Distinguishing Features**

- Tested APS software driver available from Mindspeed
- Synthesizes a 155.52 MHz clock from an 19.44 MHz input
- UTOPIA Level 2 interface
- Meets ITU, ANSI, and ATM Forum standards
- ATM Forum WIRE interface for PMDs using PECL
- D1-D3, D4-D12 external data link
- Supports APS (K1/K2 bytes)
- Line Fail and Path Fail outputs
- SRAM-style microprocessor interface for all control and configuration registers
- Glueless interface to the CX2823x segmentation and reassembly devices
- JTAG (IEEE 1149.1a-1993) compliant
- 8 kHz and 19.44 MHz selectable sync outputs
- · SONET overhead processing
- Automatic collection of one-second statistics
- Low power consumption-500 mW
- 3.3 V, (-40 °C to 85 °C)
- Package: 156-pin BGA

#### **Applications**

- Switches, Hubs, Routers
- · LAN NIC cards
- DSLAM uplinks

#### Line Interface

- ATM Forum WIRE interface specification compliant
- PECL I/O, compatible with PMD optical and UTP interface devices
- · Clock recovery from NRZ input data
- Recovery of receive-octet alignment and octet clock from F6/28 framing pattern
- Select transmit clock from input or recovered receive clock

© 2002, 2003 Mindspeed Technologies Inc., a Delaware Corporation ("Mindspeed TM") All Rights Reserved.

Information in this document is provided in connection with products of Mindspeed Technologies ("Mindspeed"). These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. In the event of a conflict between the terms contained herein and those of any applicable agreement ("Agreement") governing the sale of Mindspeed's products (including without limitation Mindspeed's Terms and Conditions of Sale) the terms of such Agreement shall control.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY DAMAGES WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.

The following are trademarks of Mindspeed Technologies™, the Mindspeed™ logo, and "Build It First"™. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

#### **Mindspeed Product Definitions**

A "Chip" is an integrated circuit, a piece of silicon or other semiconductor on which is etched or imprinted a network of electronic components such as transistors, diodes, resistors, etc. and their interconnections, which is fully assembled with packaging providing pins for connection to other circuits or systems.

A "Die" is an unassembled integrated circuit manufactured from a semiconductor material without packaging or pins for connections to other circuits or systems. Dies may be shipped on a wafer separated from each other by scribe lines, or they may be cut, separated and placed into appropriate packaging for shipping.

"Board-level Products" are larger electrical circuits that are set out on a board containing one or more Chips and circuitry to perform a specialized function.

"Software Products" shall mean all software, in executable code, that is embedded, bundled or included with Chips or Die.

A "Prototype" Product is a Chip or Die that has just begun the qualification process. It is marked with a capital "P" at the end of its unique part number.

"Pre-production" Products are Chips or Die that have not completed the qualification process but have results from some of the qualification tests. Such Products are marked with a capital "R" at the end of their unique part number.

A "Production" Product is a Chip or Die that is fully qualified and has no letter marked at the end of its unique part number.

A "Sample" Product is any Product that a Buyer may sample, in any stage of qualification, in small numbers. All such sample Products shall be noted as such on an acknowledgment, invoice, shipping document or other writing issued by Seller.

# **Ordering Information**

Model Number	Manufacturing Part Number	Product Revision	Package	Operating Temperature
CX28250-26	CX28250-26	В	156-pin, 15 mm BGA	-40 °C to 85 °C

# **Revision History**

Revision	Level	Date	Description
С	_	June 2005	Added note to tie JTAG TRST* low when not using JTAG.
В	_	November 2003	Modified table 5-7. Changed references to CN part numbers.
A	_	December 2002	Revise document number: 28250-DSH-002-A.pdf) Revised Ordering Information Revised 0x03—VERSION (Part Number/Version Status Register)

#### **SONET Framer Functions**

- · Recovers frame location using F6/28 framing pattern
- · Processes pointer to locate payload envelope
- Provides Out-of-Frame (OOF), Loss-of-Pointer (LOP), and Alarm Indication Status (AIS) status
- Provides frame and payload position information to other blocks
- · Generates clocks and frame counters
- Maps cell data into payload envelope
- Generates all section, line, and path overhead and alarms
- Performs cell and frame scrambling before transmission
- Detects and integrates alarms for reporting in status registers
- Detects BIP and Remote Error Indication (REI) errors for error counters
- · Recovers D1-D3 and D4-D12 data link

### **Cell Alignment Framing Section**

- · Recovers cell alignment from HEC
- · Performs HEC error correction
- Strobes and cell sync for UTOPIA interface
- · Generates cell status bits, cell counts, and error counts
- · Reads cell data from the UTOPIA FIFO
- · Inserts headers and generates HEC
- Inserts idle cells when no traffic is ready

### Microprocessor Interface

- SRAM-like interface mode with high-performance or low-power access selection
- · Glueless CX2823x SAR interface mode
- · 8-bit data bus
- Open-drain interrupt output


# Support for Automatic Protection Switching (APS)

- APS driver source code available from Mindspeed.
- · Register control allows for support of APS
- · Software support:
  - CX28297 Device Driver
  - CX28299 APS Driver
- K1/K2 Transmit control register allows transmission of any value
- Separate control bits for AIS, line REI
- K1/K2 receive status register allows observation of incoming octet values
- Maskable interrupt on any change in received value
- Software interrupt routine can easily implement APS protocol
- · Signal Fail/Signal Detect BER threshold monitoring
- Line Fail and Path Fail hardware outputs
- Line AIS and Path AIS can be generated by hardware input pins

### **Counters/Status and Interrupt Registers**

- Summary interrupt indications
- Configuration of interrupt enables
- · One-second status latching
- One-second counter latching
- Eight general purpose outputs, configurable as status indicator pins

The following diagram is a Network Interface Card (NIC) application of the CX28250



500035\_002

## Line Interface (continued)

- PMD (line) and Framer (source) loopbacks for diagnostic testing
- · Loss of Signal (LOS) detection
- 19.44 MHz reference clock

## **UTOPIA Level 2 Interface**

- · PHY cell to UTOPIA interface
- 50 MHz maximum data rate
- 8/16-bit data path interface
- Multi-PHY support
- Mode-compatible with UTOPIA level 1
- Configurable cell buffer depth

# **SONET STS-3c/STM-1 Framer**

## **Section Overhead Octets Supported**

	Transmit	Receive
A1/A2	F6/28 hex or disable 00	Monitor out of frame state machine
J0	01 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change
Z0 <sub>1</sub> , Z0 <sub>2</sub>	02, 03 hex/user defined	Not checked
B1	Calculated, error insertion	Checked, errors counted
D1, D2, D3	00 hex or external data link	External data link

## **Line Overhead Octets Supported**

	Transmit	Receive
H1/H2	620A/93FF hex pointer	Full GR.253 pointer processor
H3	Set to 00	Used in pointer processor
B2	Calculated, error insertion	Checked, errors counted
K1/K2	Insertable via register	Checked, interrupt on change
D4-D12	00 hex or external data link	External data link
S1 Insertable via register		Checked, interrupt on change
M1	Line REI inserted	Checked, errors counted

## **Path Overhead Octets Supported**

	Transmit	Receive
J1	00 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change
B3	Calculated, error insertion	Checked, errors counted
C2	13 hex for ATM mapping	Checked for 01 or 13 hex
G1	Path REI, RDI inserted	Checked, errors counted, status
Z2		Monitored

# **Table of Contents**

	Tabl	Table of Contents					
	List	of Figu	res	1-	-vii		
	List	of Tabl	<b>es</b>		-ix		
1.0	Pro	duct De	scription		I-1		
	1.1	CX282	50 Features .		1-2		
	1.2	Applications Overview					
	1.3	Logic I	Diagram		1-4		
	1.4	•	•	d Pin Descriptions			
	1.5			Descriptions			
2.0	Fun	ctional	Descriptio	o <b>n</b>	2-1		
	2.1		•				
		2.1.1		rface			
			2.1.1.1	PECL Layout			
		2.1.2	•	ect Interface			
		2.1.3	PLL Filter	Network	2-7		
	2.2	Clock (					
		2.2.1	Loss of Lo	ock	2-9		
	2.3	SONET	•	r and Overhead Processor			
		2.3.1		gnal			
		2.3.2		/erhead2-			
			2.3.2.1	A1, A2			
			2.3.2.2	Loss of Frame2-			
			2.3.2.3	B1			
			2.3.2.4	J0			
			2.3.2.6	Z0			
		2.3.3		nead			
			2.3.3.1	H1, H2, and H3			
			2.3.3.2	Loss of Pointer	18		
			2.3.3.3	B2-1, B2-2, and B2-32-	19		

		2.3.3.4	APS Threshold	2-20
		2.3.3.5	K1 and K2	2-22
		2.3.3.6	Line RDI	2-22
		2.3.3.7	Line AIS	2-22
		2.3.3.8	D4-12	2-22
		2.3.3.9	\$1	2-23
		2.3.3.10	M1	2-23
	2.3.4	Path Overh	ead	2-23
		2.3.4.1	J1	2-24
		2.3.4.2	B3	2-25
		2.3.4.3	C2	2-25
		2.3.4.4	G1	2-26
		2.3.4.5	InsPthAIS Input Pin (Insert Path AIS)	2-27
		2.3.4.6	PFOut Output Pin (Path Fail)	2-27
	2.3.5	SONET Fra	me Scrambler	2-28
2.4	ATM Ce	II Processor	·	2-29
	2.4.1		ransmitter	
	2		HEC Generation.	
	2.4.2		eceiver	
	2		Cell Delineation.	
			Processing Non-Standard Traffic Using the CX28250	
		2.4.2.3	Cell Screening.	
	2.4.3		d Scrambler.	
2.5		•		
2.5	2.5.1		ansmit and Receive FIFOs	
	2.5.1		bit and 16-bit Bus Widths	
	2.5.2			
	2.5.3		User defined UDF2 value (receive only)	
	2.5.4		ulti-PHY Operation	
	2.5.4		ng	
2.6			erface	
	2.6.1		essor Clock	
	2.6.2		Control	
	2.6.3			
	2.6.4		d Latching	
	2.6.5			
		2.6.5.1	Interrupt Routing	
		2.6.5.2	Interrupt Suppression During Error Conditions	
		2.6.5.3	Interrupt Servicing	2-47
2.7	Loopba	ck Modes		. 2-48
	2.7.1	Line Loopb	pack	2-48
	2.7.2	•	opback	
	2.7.3		opback	

3.0	App	Applications				
	3.1	System	Application	3-1		
	3.2	Board L	_ayout	3-8		
		3.2.1	Analog Power.			
	3.3		28250/CX28236 Network Interface Card Reference Design			
	0.0	THE UX	20230/GA20230 Network Interrace Gard Neterence Design	3-1		
4.0	Reg	isters		4-1		
	4.1	Registe	ers	4-12		
		4.1	0x42—APSINT (APS Interrupt Indication Status Register)			
		(1)	0x09—APSTHRESH (APS Threshold Control Register)			
		(1)	0x55—B1CNTH (Section BIP Error Counter [High Byte])			
		(1)	0x54—B1CNTL (Section BIP Error Counter [Low Byte])			
		(1)	0x52—B2CNTH (Line BIP Error Counter [High Byte])			
		(1)	0x50—B2CNTL (Line BIP Error Counter [Low Byte])			
		(1)	0x51—B2CNTM (Line BIP Error Counter [Mid Byte])			
		(1)	0x57—B3CNTH (Path BIP Error Counter [High Byte])			
		(1)	0x56—B3CNTL (Path BIP Error Counter [Low Byte])			
		(1)	0x3B—B3THRESH (B3 Threshold Control Register)			
		(1)	0x70–0x71—CDR Test Registers	4-17		
		(1)	0x04—CGEN (Cell Generation Control Register)	4-18		
		(1)	0x01—CLKREC (Clock Recovery Control Register)	4-19		
		NOTE:	0x4D—CORRCNT (Corrected HEC Error Counter)	4-20		
		NOTE:	0x08—CVAL (Cell Validation Control Register)	4-20		
		NOTE:	0x3A—ENAPS (APS Interrupt Mask Control Register)	4-21		
		NOTE:	0x39—ENCELLR (Receive Cell Interrupt Mask Control Register)	4-21		
		NOTE:	0x38—ENCELLT (Transmit Cell Interrupt Mask Control Register)	4-22		
		NOTE:	0x6E—ENLFOUT (Enable Line Fail Output)	4-22		
		NOTE:	0x36—ENLIN (Receive Line Interrupt Mask Control Register)	4-23		
		NOTE:	0x6F—ENPFOUT (Enable Path Fail Output)			
		NOTE:	0x37—ENPTH (Receive Path Interrupt Mask Control Register)	4-24		
		NOTE:	0x35—ENSEC (Receive Section Interrupt Mask Control Register)			
		NOTE:	0x34—ENSUMINT (Summary Interrupt Mask Control Register)	4-25		
		NOTE:	0x06—ERRINS (Error Insertion Control Register)			
		NOTE:	0x07—ERRPAT (Error Pattern Control Register)	4-26		
		NOTE:	0x00—GEN (General Control Register)			
		NOTE:	0x30—IDLMSK1 (Receive Idle Cell Mask Control Register 1)			
		NOTE:	0x31—IDLMSK2 (Receive Idle Cell Mask Control Register 2)			
		NOTE:	0x32—IDLMSK3 (Receive Idle Cell Mask Control Register 3)			
		NOTE:	0x33—IDLMSK4 (Receive Idle Cell Mask Control Register 4)			
		NOTE:	0x05—IDLPAY (Transmit Idle Cell Payload Control Register)			
		NOTE:	0x72—INLK (In Lock Coefficient Register)			
		NOTE:	0x5A—LFCNTH (Line REI Error Counter [High Byte])			
		NOTE:	0x58—LFCNTL (Line REI Error Counter [Low Byte])			
		NOTE:	0x59—LFCNTM (Line REI Error Counter [Mid Byte])			
		NOTE:	0x3E—LININT (Receive Line Interrupt Indication Status Register)	4-32		

(2)	0x4C—LOCDCNT (LOCD Event Counter)	4-32
(2)	0x5F—NONCNTH (Non-matching Cell Counter [High Byte])	4-33
(2)	0x5E—NONCNTL (Non-matching Cell Counter [Low Byte])	
(2)	0x4F—OOFCNT (OOF Event Counter)	4-34
(2)	0x73—OUTLK (Out of Lock Coefficient Register)	4-34
(2)	0x02—OUTSTAT (Output Pin Control Register)	4-34
(2)	0x5D—PFCNTH (Path REI Error Counter [High Byte])	4-35
(2)	0x5C—PFCNTL (Path REI Error Counter [Low Byte])	4-35
(2)	0x3F—PTHINT (Receive Path Interrupt Indication Status Register)	4-36
(2)	0x4A—RXAPS (Receive APS Status Register)	4-36
(2)	0x18—RXC2 (Receive C2 Overhead Status Register)	4-37
(2)	0x49—RXCELL (Receive Cell Status Register)	4-37
(2)	0x41—RXCELLINT (Receive Cell Interrupt Indication Status Register)	4-38
(2)	0x66—RXCNTH (Received Cell Counter [High Byte])	4-38
(2)	0x64—RXCNTL (Received Cell Counter [Low Byte])	4-39
(2)	0x65—RXCNTM (Received Cell Counter [Mid Byte])	
(2)	0x19—RXG1 (Receive G1 Overhead Status Register)	
(2)	0x24—RXHDR1 (Receive Cell Header Control Register 1)	
(2)	0x25—RXHDR2 (Receive Cell Header Control Register 2)	
(2)	0x26—RXHDR3 (Receive Cell Header Control Register 3)	
(2)	0x27—RXHDR4 (Receive Cell Header Control Register 4)	
(2)	0x2C—RXIDL1 (Receive Idle Cell Header Control Register 1)	
(2)	0x2D—RXIDL2 (Receive Idle Cell Header Control Register 2)	
(2)	0x2E—RXIDL3 (Receive Idle Cell Header Control Register 3)	
(2)	0x2F—RXIDL4 (Receive Idle Cell Header Control Register 4)	
(2)	0x14—RXK1 (Receive K1 Overhead Status Register)	
(2)	0x15—RXK2 (Receive K2 Overhead Status Register)	
(2)	0x46—RXLIN (Receive Line Overhead Status Register)	
(2)	0x28—RXMSK1 (Receive Cell Mask Control Register 1)	
(2)	0x29—RXMSK2 (Receive Cell Mask Control Register 2)	
(2)	0x2A—RXMSK3 (Receive Cell Mask Control Register 3)	
(2)	0x2B—RXMSK4 (Receive Cell Mask Control Register 4)	
(2)	0x47—RXPTH (Receive Path Overhead Status Register)	
(2)	0x6B—RXPTHBUF (Receive Path Trace Circular Buffer, J1)	
(2)	0x16—RXS1 (Receive S1 Overhead Status Register)	
(2)	0x45—RXSEC (Receive Section Overhead Status Register)	
(2)	0x6A—RXSECBUF (Receive Section Trace Circular Buffer)	
(2)	0x1A—RXZ01 (Receive Section Z01 Overhead Register)	
(2)	0x1B—RXZ02 (Receive Section Z02 Overhead Register)	4-51
(2)	0x3D—SECINT (Receive Section Interrupt Indication Status Register)	4-51
(2)	0x3C—SUMINT (Summary Interrupt Indication Status Register)	
(2)	0x13—TXC2 (Transmit C2 Overhead Control Register)	
(2)	0x48—TXCELL (Transmit Cell Status Register)	
(1)	0x40—TXCELLINT (Transmit Cell Interrupt Indication Status Register)	
(1)	0x62—TXCNTH (Transmitted Cell Counter [High Byte])	
(1)	0x60—TXCNTL (Transmitted Cell Counter [Low Byte])	

CX28250 Table of Contents

ATM Phys	ical Inter	face (Pl	HY) Dev	rices

		(1)	0x61—TXCNTM (Transmitted Cell Counter [Mid Byte])	4-55
		(1)	0x1C—TXHDR1 (Transmit Cell Header Control Register 1)	4-56
		(1)	0x1D—TXHDR2 (Transmit Cell Header Control Register 2)	4-56
		(1)	0x1E—TXHDR3 (Transmit Cell Header Control Register 3)	
		(1)	0x1F—TXHDR4 (Transmit Cell Header Control Register 4)	
		(1)	0x20—TXIDL1 (Transmit Idle Cell Header Control Register 1)	
		(1)	0x21—TXIDL2 (Transmit Idle Cell Header Control Register 2)	
		(1)	0x22—TXIDL3 (Transmit Idle Cell Header Control Register 3)	
		(1)	0x23—TXIDL4 (Transmit Idle Cell Header Control Register 4)	
		(1)	0x10—TXK1 (Transmit K1 Overhead Control Register)	
		(1)	0x11—TXK2 (Transmit K2 Overhead Control Register)	
		(1)	0x0D—TXLIN (Transmit Line Overhead Control Register)	
		(1)	0x0E—TXPTH (Transmit Path Overhead Control Register)	
		(1)	0x69—TXPTHBUF (Transmit Path Trace Circular Buffer)	
		(1)	0x12—TXS1 (Transmit S1 Overhead Control Register)	
		(1)	0x0C—TXSEC (Transmit Section Overhead Control Register)	
		(1)	0x68—TXSECBUF (Transmit Section Trace Circular Buffer, J0)	
		(1)	0x6C—TXZ01 (Transmit Section Z01 Overhead control register)	
		(1)	0x6D—TXZ02 (Transmit Section Z02 Overhead control register)	
		(1)	0x74—UDF2 (User Defined Field 2; overwrite control register)	
		(1)	0x4E—UNCCNT (Uncorrected HEC Error Counter)	
		(1)	0x0A—UTOP1 (UTOPIA Control Register 1)	
		(1)	0x0B—UTOP2 (UTOPIA Control Register 2)	
		(1)	0x03—VERSION (Part Number/Version Status Register)	4-6/
5.0	Elec	trical a	and Mechanical Specifications	5-1
	5.1		g Specifications	
		5.1.1	Microprocessor Interface Timing	
		5.1.2	Transmit UTOPIA Interface Timing	
		5.1.3	Receive UTOPIA Interface Timing	
		5.1.4	JTAG Interface Timing	
		5.1.5	One-second Interface Timing	
		5.1.6	Data Link Timing	
	5.2	Absolu	ute Maximum Ratings	5-21
	5.3	DC Cha	aracteristics	5-22
		5.3.1	PECL—Input	
		5.3.2	PECL—Output	
		5.3.3	Single-ended PECL Input (SIGDET)	
	5.4	CX282	250 Electrical and Mechanical Description	5-24
		5.4.1	CX28250 Mechanical Drawing	5-25
Appe	ndix A	PECL A	Applications	A-1
-1717	A.1		250 to 3.3 V PMD	
	A.2		250 to 5 V PMD Inputs.	

Table of Contents CX28250

		ATM Physical Interface (PHY) Device
A.3	CX28250 to 5 V PMD Outputs	A-6
Appendix B	Related Standards	B
Annendix C	Register Summary	C-1

# **List of Figures**

Figure 1-1.	CX28250 connected to a SAR (CX28234/CX28236)	. 1-3
Figure 1-2.	CX28250 Logic Diagram	. 1-5
Figure 1-3.	CX28250 Pinout Diagram (top view)	. 1-6
Figure 1-4.	CX28250 Detailed Block Diagram	1-19
Figure 2-1.	CX28250 Transmitter Block Diagram	. 2-1
Figure 2-2.	CX28250 Receiver Block Diagram	. 2-2
Figure 2-3.	CX28250 Low Voltage PECL (LVPECL) Interface	. 2-4
Figure 2-4.	Single-ended PECL Diagram	. 2-6
Figure 2-5.	Schematic Detail of Analog Components	. 2-7
Figure 2-6.	Bellcore GR-253-CORE Jitter Specifications	. 2-8
Figure 2-7.	STS-3c/STM-1 Basic Frame	2-10
Figure 2-8.	STS-3c/STM-1 Frame Timing	2-11
Figure 2-9.	Switch Initiation Time Graph	2-21
Figure 2-10.	JO/J1 Buffer Behavior	2-24
Figure 2-11.	Cell Delineation Process	2-31
Figure 2-12.	Header Error Check Process	2-31
Figure 2-13.	Interrupt Indication Diagram	2-44
Figure 2-14.	Line and Path Fail Indication Diagram	2-45
Figure 2-15.	Near-end Line Loopback Diagram	2-48
Figure 2-16.	UTOPIA Loopback Diagram	2-49
Figure 2-17.	Source Loopback Diagram	2-50
Figure 3-1.	CX28250 and CX28236 SAR Application Diagram	. 3-2
Figure 3-2.	Schematic Detail of Analog Components	. 3-4
Figure 3-3.	Tx and Rx Filter Layout	. 3-5
Figure 3-4.	Analog Power Supply Connections (top view)	. 3-6
Figure 3-5.	CX28250/CX28236 EVM Block Diagram	. 3-7
Figure 5-1.	Input Waveform	. 5-4
Figure 5-2.	Output Waveform	. 5-5
Figure 5-3.	Synchronous Mode, Read Timing Diagram	. 5-6
Figure 5-4.	Synchronous Mode, Write Timing Diagram	. 5-8
Figure 5-5.	Asynchronous Mode, Read Timing (High-Performance Access Time)	5-10
Figure 5-6.	Asynchronous Mode, Write Timing	5-12
Figure 5-7.	Transmit UTOPIA Interface Timing Diagram	5-13
Figure 5-8.	Receive UTOPIA Interface Timing Diagram	5-15
Figure 5-9.	JTAG Timing Diagram	
Figure 5-10.	One-second Timing Diagram	
Figure 5-11.	Data Link Receive Timing Diagram	5-19
Figure 5-12.	Data Link Transmit Timing Diagram	
Figure 5-13.	156-Pin Ball Gate Array (BGA) Package—Top and Side Views	
Figure 5-14.	156-Pin Ball Gate Array (BGA) Package—Bottom View	
Figure 5-15.	Land Patterns for the CX28250	5-26

List of Figures CX28250

Figure A-1.	CX28250 to 3.3 V PMD Diagram	A-2
Figure A-2.	CX28250 PECL to 5 V PECL (Capacitive Coupled) Interface	A-4
Figure A-3.	CX28250 to 5 V PMD Inputs Diagram	A-
Figure A-4.	CX28250 to 5 V PMD Outputs Diagram	A-7
Figure A-5.	PECL Layout Diagram (3.3 V Inputs)	A-7

# **List of Tables**

Table 1-1.	CX28250 Pin Definitions	1-7
Table 2-1.	PECL Input Logic Table	2-3
Table 2-2.	SONET Overhead Byte Definitions and Values	2-12
Table 2-3.	Section Overhead Transmit and Receive Functions	2-13
Table 2-4.	LStatOut Configuration	
Table 2-5.	Line Overhead Transmit and Receive Functions	2-17
Table 2-6.	H1, H2, and H3 Functions	2-18
Table 2-7.	Signal Fail/Signal Degrade	2-20
Table 2-8.	S1 Byte Description	2-23
Table 2-9.	Path Overhead Transmit and Receive Functions	2-23
Table 2-10.	Transmitted RDI-P Values	2-26
Table 2-11.	Receiver RDI-P Interpretation (For the CX28250-23)	2-26
Table 2-12.	ERDI Interrupt (CX28250-26 only)	2-27
Table 2-13.	Control Bit Functions.	2-32
Table 2-14.	Cell Screening - Matching	2-33
Table 2-15.	Cell Screening - Accept/Reject Cell	2-33
Table 2-16.	Cell Format for 8-bit Mode	2-36
Table 2-17.	Cell Format for 16-bit Mode	2-36
Table 2-18.	UTOP1 Register, Bits [1:0]	2-39
Table 2-19.	Interrupt Suppression during Error Conditions	2-46
Table 4-1.	Control and Status Registers	4-1
Table 4-2.	General Use Registers	4-5
Table 4-3.	Cell Transmit Control Registers	4-6
Table 4-4.	Cell Receive Control Registers	4-7
Table 4-5.	UTOPIA Control Registers	4-7
Table 4-6.	SONET Overhead Transmit Control Registers	4-8
Table 4-7.	SONET Overhead Receive Control Registers	4-9
Table 4-8.	Status and Interrupt Registers	4-10
Table 4-9.	Counters	
Table 4-10.	CLKREC Valid Configurations	
Table 5-1.	Timing Diagram Nomenclature	
Table 5-2.	Synchronous Mode, Read Timing Table	
Table 5-3.	Synchronous Mode, Write Timing Table	
Table 5-4.	Asynchronous Mode, Read Timing Table (High-Performance Access Time)	
Table 5-5.	Asynchronous Mode, Write Timing Table (High-Performance Access Time)	5-12
Table 5-6.	Transmit UTOPIA Interface Timing Table	
Table 5-7.	Receive UTOPIA Interface Timing Table	5-16
Table 5-8.	JTAG Timing Table	5-17
Table 5-9.	One-second Timing Table	
Table 5-10.	Data Link Receive Timing Table	
Table 5-11.	Data Link Transmit Timing Table	5-20
Table 5-12.	Absolute Maximum Ratings	
Table 5-13.	DC Characteristics	
Table 5-14.	PECL-Input DC Characteristics	
Table 5-15.	PECL-Output DC Characteristics	5-23

List of Tables CX28250

	ATM	Physical	Interface	(PHY)	Devices
--	-----	----------	-----------	-------	---------

Table 5-16.	Single-ended PECL Table	. 5-23
Table C-1.	CX28250 Register Summary	C-2

# **1.0 Product Description**

The CX28250 ATM Physical Layer Interface (PHY) device is a transmitter/receiver that converts SONET/SDH frames to ATM cells and vice versa, like the Transmission Convergence (TC) sublayer.

This chapter provides an overview of the CX28250, including its primary features and applications. A logic diagram, package pinouts, and pin descriptions are also presented. A block diagram is included to show the data flow in the device.

# 1.1 CX28250 Features

The CX28250, operating at up to 155 Mbps (duplex), provides a single-access ATM service termination for User-to-Network Interfacing (UNI) and Network-to-Network Interfacing (NNI) in conformance with the *ATM Forum UNI Specification 94/0317, ITU Recommendation 1.432*, and other industry standards. This PHY device consists of several functional blocks: the SONET Framer, the ATM Cell Formatter, the UTOPIA Level 2 interface, and the microprocessor interface. Together these blocks and the clock recovery block provide efficient conversion of SONET frames to ATM cells and vice versa.

The CX28250 is implemented in 0.35 micron CMOS technology, which runs on 3.3 V, and is packaged in a 156-pin Ball Grid Array (BGA). This low-power device processes STS-3c/STM-1 data streams at 155 Mbps (duplex) and provides a Pseudo-Emitter Coupled Logic (PECL) interface for serial connection to a Physical Media Dependent (PMD) device. It has a synchronous 16-bit wide, four-cell deep FIFO buffer and an 8-bit microprocessor bus interface, which is used for configuration, status, and control of the device. Furthermore, the CX28250 output control signals can drive Light Emitting Diodes (LEDs) for monitoring data and alarm activity.

The CX28250 descrambles received data, then uses the payload pointer (H1, H2) to locate and retrieve the SONET payload envelope. It also processes section, line, and path overhead. ATM cells are extracted from the payload envelope according to the ATM cell delineation standards. The CX28250 optionally performs payload descrambling, Header Error Checking (HEC) error detection and correction, and idle cell filtering. Error counts are kept at all levels for performance monitoring.

The CX28250 generates a transmit payload pointer (H1, H2) and framing bytes (A1, A2). The device also performs HEC generation, idle cell insertion, and ATM cell payload scrambling. The CX28250 synthesizes the 155.52 MHz transmit clock from a 19.44 MHz, 8 kHz frequency reference, or can use the clock from the internal clock recovery circuit.

When necessary, the CX28250 inserts line and path alarm signals and Remote Defect Indications (RDIs). It also inserts path and line REI codes to allow performance monitoring at the far end. Additionally, all-0s data can be inserted for diagnostic purposes.

The two Far End status output pins indicate whether a Path Fail or Line Fail alarm condition has occurred. These pins are software configurable.


# 1.2 Applications Overview

The CX28250 can be used in a number of applications:

- ATM LANs over optical fibers
- Workstations and PC Network Interface Cards (NICs)
- · LAN switches and hubs
- SONET or SDH compliant ATM UNIs

The device is typically used in combination with a Segmentation and Reassembly (SAR) device, such as the CX28236 SAR, to provide framing along with segmentation and reassembly of ATM traffic. It can be used in switch-to-switch links and switch-to-terminal links. The CX28250 connects to the SAR via the UTOPIA and microprocessor interfaces (see Figure 1-1). It can be either loop-timed or source-timed. The device can be configured and controlled through a generic microprocessor interface. For more information on applications for the CX28250, see Chapter 3.0.

Figure 1-1. CX28250 connected to a SAR (CX28234/CX28236)



500035\_002


1.3 Logic Diagram

# 1.3 Logic Diagram

Figure 1-2 is a logic diagram of the CX28250 functional blocks. There are seven general purpose clock and control pins. The PMD interface is comprised of 12 pins. The microprocessor interface consists of six clock and control inputs, an 8-bit data bus, and a 7-bit address bus. There are five JTAG pins and eight status pins. The UTOPIA interface consists of 26 transmit pins and 26 receive pins. There are 10 power pins and 13 ground pins. Pin descriptions are given in Table 1-1.

1.3 Logic Diagram


Figure 1-2. CX28250 Logic Diagram



500035\_003

Figure 1-3 is a pinout diagram of the CX28250 ATM Transmitter/Receiver. It is a CMOS integrated circuit packaged in a 156-pin BGA. All unused input pins should be connected to ground. Unused outputs should be left unconnected.

Figure 1-3. CX28250 Pinout Diagram (top view)



500035\_042

## 1.4 CX28250 Pinout and Pin Descriptions

Pin names and numbers are listed in Table 1-1. An asterisk (\*) following a pin label indicates that the pin logic level is active low.

**Table 1-1. CX28250 Pin Definitions** (1 of 12)

	Pin Label	Signal Name	No.	Type	I/O	Description
	Reset*	Device Reset	М3	TTL	I	This pin is used to reset the device when asserted low.
	OneSecIn	One-Second Strobe	M2	TTL	I	This input is used to latch device status, typically at 1-second intervals.
	OneSecOut	One-Second Output	N1	TTL	0	This pin is a 1-second count derived from the 8kHzIn input.
Clock and Control	TxFrameRef	Transmit Frame Clock	N2	TTL	0	This pin can be either an 8 kHz output derived from the Transmit SONET/SDH frame or a 19.44 MHz output derived from the transmit clock, as selected by bit 1 of the TXSEC (0x0C) register.
Clock an	RxFrameRef	Receive Frame Clock	P2	TTL	0	The output of this pin is either an 8 KHz or 19.44 MHz reference derived from the recovered clock. The frequency is determined by bit 1 in the RXSEC register.
						During a LOS condition the newest versions of the CX28250, (-26 and above), automatically derive this output from the LPLLCIk input until the recovered clock is available.
	8kHzIn	8 kHz Reference Clock Input	N3	TTL	I	This pin is an 8 kHz clock input used to derive OneSecOut.
	LTxPFN	Transmit PLL Filter Negative Input	L6	_	I	This pin connects to the RC filter as shown in Figure 2-5.
PLL Filters	LTxPFP	Transmit PLL Filter Positive Input	M6	_	I	This pin connects to the RC filter as shown in Figure 2-5.
PLLF	LRxPFN	Receive PLL Filter Negative Input	L10	_	I	This pin connects to the RC filter as shown in Figure 2-5.
	LRxPFP	Receive PLL Filter Positive Input	P11	_	I	This pin connects to the RC filter as shown in Figure 2-5.

**Table 1-1. CX28250 Pin Definitions** (2 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	LTxClk-	Line Transmit Clock Input Negative Polarity	L2	PECL	I	155.52 Mhz line transmit clock input. An external line-rate clock may optionally be provided on this input to drive the SONET/SDH transmit line data when the transmit synthesizer nor loop timing mode is enabled. This clock source is selected by bits 3 and 4 in the CLKREC register (0x01). The clock source should be 155.52 Mhz with an accuracy of +/- 20 PPM. Tie this pin high through a 10K resistor if unused.
	LTxClk+	Line Transmit Clock Input Positive Polarity	K4	PECL	I	Complement of the above PECL Line Transmit Clock input. Tie this pin low through a 10 K resistor if unused.
	LTxClkO-	Line Transmit Clock Output Negative Polarity	P7	PECL	0	155.52 Mhz clock output derived from one of three clock sources: transmit synthesizer, recovered receive clock, or the LTxClkl+/- Inputs. The clock source is selected by bits 3 and 4 of the CLKREC register (0x01). It is generally used for diagnostic purposes.
e.	LTxClkO+	Line Transmit Clock Output Positive Polarity	M8	PECL	0	Complement of the above PECL Line Transmit Clock output.
) Interfa	LTxData-	Line Transmit Output Negative Polarity	P8	PECL	0	SONET/SDH formatted Line Transmit Data.
PMD Line Interface	LTxData+	Line Transmit Output Positive Polarity	N8	PECL	0	Complement of the above PECL Line Transmit Data output.
В	LRxClk-	Line Receive Clock Negative	K12	PECL	I	155.52 Mhz line receive clock input. An external line-rate clock may optionally be provided on this input to clock the SONET/SDH receive line data when the internal CDR is not being used. This clock source can be selected by bit 5 of the CLKREC register (0x01). The clock source should be 155.52 Mhz with an accuracy of +/- 20 PPM. Tie this pin high through a 10K resistor if unused.
	LRxClk+	Line Receive Clock Positive	L12	PECL	I	Complement of the above PECL Line Receive Clock input. Tie this pin low through a 10K resistor if unused.
	LRxData-	Line Receive Input Negative	P10	PECL	I	SONET/SDH Line Receive Data.
	LRxData+	Line Receive Input Positive	M10	PECL	I	Complement of the above PECL Line Receive Data input.
	LSigDet	Line Signal Detection	L9	TTL	ı	This pin is normally connected to the Signal Valid output of the PMD and must be asserted high when the PMD is receiving a valid signal. Designs that do not use a Signal Valid from the PMD must tie this input high.

**Table 1-1. CX28250 Pin Definitions** (3 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
PMD Line Interface (cont)	LPLLCIk	Line Phase Loop Lock Clock	P5	TTL	_	19.44 Mhz reference clock input used by the CDR and the transmit synthesizer PLLs.  The CDR uses this clock as a reference to recover the 155.52 Mhz clock from the line receive data. The transmit synthesizer uses this clock to generate a 155.52 Mhz line transmit clock. This clock should have an accuracy of ± 20 ppm.
rface	MCIk, MAcsSel	Microprocessor Clock, Access Time Select	L3	TTL	-	When MSyncMode is set to a logic 1, the MClk pin is a clock signal that samples the microprocessor interface pins (MCs*, MW/R*, MAs*, MAddr[6:0], MData[7:0]) on its rising edge. Additionally, the rising edge of MClk may cause the microprocessor interface output pins (MData[7:0], MInt*) to change states.  When MSyncMode is set to a logic 0, the MAcsSel pin selects the asynchronous interface access time. A logic 0 selects a power-saving access mode (130 ns) while a logic 1 selects the high-performance access mode (80 ns).
Microprocessor Interface	MSyncMode	Microprocessor Synchronous/Asynch ronous Bus Mode Select	M1	TTL	1	A logic 1 selects the synchronous bus mode compatible with Mindspeed ATM SAR devices. In this mode, the microprocessor pins are defined as follows: MClk, MW/R*, MAs*, MCs*, MInt*, MAddr, and MData. A logic 0 selects the asynchronous SRAM-type bus mode. In this mode, the pins are defined as follows: MAcsSel, MRd*, MWr*, MCs*, MInt*, MAddr, and MData.
	MCs*	Microprocessor Chip Select	C1	TTL	1	When MCs* is set to a logic 0, the device is enabled for read and write accesses. When MCs* is set to a logic 1, the device does not respond to input signal transitions on MClk, MAcsSel; MW/R*, MRd*; or MAs*, MWr*. Additionally, when MCs* is set to a logic 1, the MData[7:0] pins are in a high-impedance state but the Int* pin remains operational.

**Table 1-1. CX28250 Pin Definitions** (4 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MW/R*, MRd*	Microprocessor Write/Read, Read Control	C2	TTL	ı	When MSyncMode is set to a logic 1, this pin is a read/write control pin. In this mode, when MW/R* is set to a logic 1, a write access is enabled, and the MData[7:0] pin values are written to the memory location indicated by the MAddr[6:0] pins. Also in this mode, when MW/R* is set to a logic 0, a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. Both read and write accesses assume the device is chip selected (MCs* = 0), the address is valid (MAs* = 0), and the device is not being reset (Reset* = 1).
rface (cont.)						When MSyncMode is set to a logic 0, this pin is a read control pin. In this mode, when Rd* is set to a logic 0, a read access is enabled and the memory location indicated by the MAddr[6:0] pins is read and its value placed on the MData[7:0] pins. The read access assumes the device is chip selected (MCs* = 0), a write access is not being requested (MWr* = 1), and the device is not being reset (Reset* = 1).
Microprocessor Interface (cont.)	MAs*, MWr*	Microprocessor Address Strobe, Write Control	D2	П	I	When MSyncMode is set to a logic 1, this pin is an address strobe pin. When the MAs* pin is set to a logic 0, it indicates a valid address, MAddr[6:0]. This signal is used to qualify read and write accesses.  When MSyncMode is set to a logic 0, this pin is a write control pin. When MWr* is set to a logic 0, a write access is enabled and the MData[7:0] pin values are written to the memory location indicated by the MAddr[6:0] pins. The write access assumes the device is chip selected (MCs* = 0), a read access is not being requested (MRd* = 1), and the device is not being reset (Reset* = 1).
	MAddr[6]	Microprocessor	E3	TTL	I	These seven bits are an address input for identifying
	MAddr[5]	Address Bus	E4	TTL	I	the register that is accessed.
	MAddr[4]		F2	TTL	I	
	MAddr[3]		F1	TTL	I	
	MAddr[2]		F3	TTL	I	
	MAddr[1]		F4	TTL	I	
	MAddr[0]		G2	TTL	I	

**Table 1-1. CX28250 Pin Definitions** (5 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	MData[7]	Microprocessor Data	G3	TTL	1/0	These eight bits are a bidirectional data bus for
	MData[6]	Bus	H1	TTL	1/0	transferring the read and write data.
	MData[5]		H2	TTL	1/0	
	MData[4]		J1	TTL	1/0	
_	MData[3]		J4	TTL	I/O	
cont.	MData[2]		K1	TTL	1/0	
ace (	MData[1]		K3	TTL	1/0	
Interf	MData[0]		K2	TTL	1/0	
Microprocessor Interface (cont.)	MInt*	Microprocessor Interrupt	B1	TTL	0	When a logic 0 is read on this pin, the device needs servicing. It remains asserted until the pending interrupt is acknowledged. This pin is an open drain output for an external wired OR logic implementation.
Mi	MRdy	Microprocessor Ready	H4	TTL	0	When active high, the current read or write transaction has been completed. For a read transaction, the data is ready to be transferred to the microprocessor. For a write transaction, the data provided by the microprocessor has been written. This pin is an open drain output for an external wired OR logic implementation. An external pull-up resistor is required for this pin.
-1993)	TRST*	Test Reset	M4	TTL	I	When this pin is asserted, the internal boundary-scan logic is reset. This pin has a pullup resistor.  Note: When JTAG is not used, this pin should be tied either directly to ground or through a 1K or less pull down resistor.
JTAG (See IEEE 1149.1a-1993)	TCK	Test Clock	N4	TTL	I	This pin samples the value of TMS and TDI on its rising edge in order to control the boundary scan operations.
TAG (See II	TMS	Test Mode Select	P4	TTL	I	This pin controls the boundary-scan Test Access Port (TAP) controller operation. This pin has a pullup resistor.
<b> </b>	TDI	Test Data Input	L4	TTL	I	This pin is the serial test data input. This pin has an internal pullup resistor.
	TD0	Test Data Output	N5	TTL	0	This pin is the serial test data output.

**Table 1-1. CX28250 Pin Definitions** (6 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	InsLnAIS	Insert Line AIS	A13	TTL	I	When asserted high, the CX28250 will send a Line AIS indication. This pin has an internal pulldown resistor.
al AIS	InsPthAIS	Insert Path AIS	F11	TTL	-	When asserted high, the CX28250 will send a Path AIS Indication. This pin has an internal pulldown resistor.
External	LFOut	Line Fail Output	B13	TTL	0	A high level output on this pin indicates that one (or more) of the Line Fail Status bits in the ENLFOUT, 0x6E, register have been asserted.
	PFOut	Path Fail Output	F12	TTL	0	A high level output on this pin indicates that one (or more) of the Path Fail Status bits in the ENPTHOUT, 0x6F, register have been asserted.

**Table 1-1. CX28250 Pin Definitions** (7 of 12)

	Pin Label	Signal Name	No.	Type	I/O	Description
	StatOut[7]	Status Outputs[7:0]	A4	TTL	0	This pin reflects either the value in bit 7 of the OUTSTAT register (0x41) or LOS, as selected by bit 2 of register GEN (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial clock output.
	StatOut[6]		C4	TTL	0	This pin reflects either the value in bit 6 of the OUTSTAT register (0x41) or OOF, as selected by bit 2 of register GEN (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link serial data output.
	StatOut[5]		B4	TTL	0	This pin reflects either the value in bit 5 of the OUTSTAT register (0x41) or LOP, as selected by bit 2 of register GEN (0x00). If selected by bit 0 or 1 of RXLIN (0x46), this pin will be the D1-D3 or D4-D12 receive data link indication output. This output is high during the time that clock/data outputs contain pulses for D1-D3 octets. It is low during the time that clock/data outputs contain pulses for D4-D12 octets.
Status	StatOut[4]		A3	TTL	0	This pin reflects either the value in bit 4 of the OUTSTAT register (0x41) or AIS-L, as selected by bit 2 of register GEN (0x00). If selected by bit 4 of TXLIN (0x0D) or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link serial clock output.
	StatOut[3]		C3	TTL	0	This pin reflects either the value in bit 3 of the OUTSTAT register (0x41) or RDI-L, as selected by bit 2 of register GEN (0x00). If selected by bit 4 of TXLIN (0x0D) or bit 6 of TXSEC (0x0C), this pin will be the D1-D3 or D4-D12 transmit data link indication output. This output is high during the time that clock/data inputs are expected for D1-D3 octets, and low for D4-D12.
	StatOut[2]		В3	TTL	0	This pin reflects either the value in bit 2 of the OUTSTAT register (0x41) or AIS-P, as selected by bit 2 of register GEN (0x00). If selected by bit 4 of TXLIN (0x0D) or bit 6 of TXSEC (0x0C), this pin will output a pulse at the beginning of every cell slot time (both idle and data cells), synchronized to the UTOPIA transmit side.
	StatOut[1]		A2	TTL	0	This pin reflects either the value in bit 1 of the OUTSTAT register (0x41) or RDI-P, as selected by bit 2 of register GEN (0x00).
	StatOut[0]		B2	TTL	0	This pin reflects either the value in bit 0 of the OUTSTAT register (0x41) or LOCD, as selected by bit 2 of register GEN (0x00).
Data Link	TxDL	Transmit Data Link Input	P3	TTL	I	This pin is used to serially transmit data over the D1-D3 and D4-D12 data link.

**Table 1-1. CX28250 Pin Definitions** (8 of 12)

	Pin Label	Signal Name	No.	Type	I/O	Description
	UTxClk	UTOPIA Transmit Clock	D14	TTL	I	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on UTxData.
	UTxEnb*	UTOPIA Transmit Enable	E11	TTL	I	The enable data transfers signal is active low. It is asserted by the ATM layer during cycles when UTxData contains valid cell data.
	UTxAddr[0]	LSB UTOPIA Transmit Address	P12	TTL	I	These pins are the address of the PHY device being
	UTxAddr[1]		M12	TTL	I	selected. The address is driven from the ATM to the multi-PHY layer to poll and select the appropriate
	UTxAddr[2]		N12	TTL	1	multi-PHY device. Each multi-PHY device must maintain its address. Address 31 indicates a null PHY
	UTxAddr[3]		P13	TTL	1	port.
	UTxAddr[4]	MSB	N13	TTL	I	
	UTxData[0]	UTOPIA Transmit	M14	TTL	I	The data bus is driven from the ATM layer to the PHY.
	UTxData[1]	Data	L13	TTL	I	UTxData[15] is the MSB of the high octet and UTxData[7] is the MSB of the lower octet.
Ħ	UTxData[2]		L14	TTL	I	
UTOPIA Transmit	UTxData[3]		K13	TTL	I	
IA Tr	UTxData[4]		K14	TTL	I	
UTO	UTxData[5]		J14	TTL	1	
	UTxData[6]		J12	TTL	I	
	UTxData[7]		J11	TTL	I	
	UTxData[8]		H13	TTL	I	
	UTxData[9]		H14	TTL	I	
	UTxData[10]		H11	TTL	I	
	UTxData[11]		G12	TTL	I	
	UTxData[12]		G14	TTL	I	
	UTxData[13]		G13	TTL	I	
	UTxData[14]		F14	TTL	I	
	UTxData[15]		F13	TTL	I	
	UTxPrty	UTOPIA Transmit Parity Input	E14	TTL	I	The Transmit Data bus checks for odd parity over UTxData [7:0] coming from the ATM layer. In 16-bit mode, it checks for odd parity over UTxData[15:0].

**Table 1-1. CX28250 Pin Definitions** (9 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UTxS0C	UTOPIA Transmit Start of Cell	E13	TTL	I	The Start of Cell signal is active high. It is asserted by the ATM layer during cycles when UTxData contains the first valid byte of the cell.
UTOPIA Transmit (cont.)	UTxClAv	UTOPIA Transmit Cell Available	E12	TTL	0	This signal indicates FIFO full or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that a maximum of four more transmit data writes will be accepted.  For cell-level flow control in an multi-PHY environment, UTxClAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the UTxAddr lines. The polled multi-PHY device asserts UTxClAv high to indicate it can accept the transfer of a complete cell, otherwise it deasserts the signal. (1)
	URxClk	UTOPIA Receive Clock	C14	TTL	I	The data transfer/interface byte clock is provided by the ATM layer to the PHY layer for synchronizing transfers on URxData.
UTOPIA Receive	URxEnb*	UTOPIA Receive Enable	C13	TTL	I	The enable receive data signal is active low. It is asserted by the ATM layer to indicate that URxData and URxSOC will be sampled at the end of the next cycle. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted.
	URxAddr[0]	UTOPIA Receive Address	D6	TTL	-	This is the address of the PHY device being selected.
	URxAddr[1]		A5	TTL	I	It is driven from the ATM to the multi-PHY layer to poll and select the appropriate multi-PHY device.
	URxAddr[2]		C5	TTL	I	URxAddr [4] is the MSB. Each multi-PHY device must maintain its address. Address 31 indicates a null PHY
	URxAddr[3]		B5	TTL	I	port.
	URxAddr[4]		D5	TTL	I	

**Table 1-1. CX28250 Pin Definitions** (10 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	URxData[0]	UTOPIA Receive Data Bus	B12	TTL	0	The data bus is driven from the ATM layer to the PHY
	URxData[1]		A12	TTL	0	layer. URxData[15] is the MSB of the high octet and URxData[7] is the MSB of the lower octet. To support
	URxData[2]		B11	TTL	0	multiple PHY configurations, URxData can be placed in a high-impedance state which is enabled only when
	URxData[3]		A11	TTL	0	URxEnb* is asserted.
	URxData[4]		D11	TTL	0	
	RxData[5]		B10	TTL	0	
	URxData[6]		A10	TTL	0	
	URxData[7]		В9	TTL	0	
	URxData[8]		A9	TTL	0	
	URxData[9]		C9	TTL	0	
	URxData[10]		D9	TTL	0	
	URxData[11]		В8	TTL	0	
t.)	URxData[12]		C8	TTL	0	
(con	URxData[13]		A7	TTL	0	
ceive	URxData[14]		В7	TTL	0	
A Re	URxData[15]		A6	TTL	0	
UTOPIA Receive (cont.)	URxPrty	UTOPIA Receive Parity	C6	TTL	0	The data bus parity is odd parity for URxData[7:0], driven by the PHY layer. In 16-bit mode, this is the odd parity bit over URxData[15:0]. To support multiple PHY configurations, URxPrty can be placed in a high-impedance state which is enabled only in cycles following those with URxEnb* asserted. (1)
	URxSOC	UTOPIA Receive Start of Cell	B14	TTL	0	The Start of Cell signal is active high. It is asserted by the PHY layer when RxData contains the first valid byte of the cell. In support of multiple PHY configurations, when URxEnb* is asserted, the URxData and URxSOC PHY layer outputs change to a high-impedance state. URxData and URxSOC must be enabled only in cycles following those with URxEnb* asserted. (1)
	UBusWidth	UTOPIA Bus Width	H12	TTL	I	This pin selects the default value for the UTOPIA bus width. The state of this pin will be latched into bit 3 of the UTOP1 register on power-up or reset.  Tie it low for 16 bit UTOPIA; tie high for 8 bit UTOPIA. It has an internal pull-down resistor. Note that this pin is a "no connect" on the CX28250-23.

**Table 1-1. CX28250 Pin Definitions** (11 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
	UtopMode	UTOPIA Mode	N14	TTL	I	This pin selects the default value for the UTOPIA mode. The state of this pin will be latched into bit 5 of the UTOP1 register on power-up or reset.  Tie it low for UTOPIA level 1; tie it high for UTOPIA level 2. It has an internal pull-up resistor. Note that this pin is a "no connect" on the CX28250-23.
UTOPIA Receive (cont.)	URxCIAv	UTOPIA Receive Cell Available	C12	TTL	0	This signal indicates FIFO empty or Cell Buffer Available. For octet-level flow control, this signal is active low from the PHY layer to the ATM layer. It is asserted to indicate that in the current cycle there is no valid data for delivery to the ATM layer.  For cell-level flow control in an multi-PHY environment, URxCIAv is an active high signal with high impedance potential going from the multi-PHY layer to the ATM layer. A polled multi-PHY device drives this signal only during each cycle following one with its address on the URxAddr lines. The polled multi-PHY device asserts URxCIAv high to indicate it has a complete cell available for transfer to the ATM layer, otherwise it deasserts the signal. (1)
Supply Voltage	PWR	3.3 V Digital Supply Voltage	C7 C10 D1 D3 D8 D10 D13 J2 J3 K11	_	ı	Digital power supply pins.
	Analog PWR	3.3 V Analog Supply Voltage	L5 M5 M7 M9 N9	_	_	Analog power pins. See Section 3.2.1.

**Table 1-1. CX28250 Pin Definitions** (12 of 12)

	Pin Label	Signal Name	No.	Туре	I/O	Description
Supply Voltage (cont.)	GND	Ground	A8 B6 C11 D4 D12 E1 E2 G1 G4 H3 J13 L1 M11 N6 N7 N10 P6 L8 P9		I	These pins are ground connections.
	$V_{GG}$	Electrostatic Discharge (ESD) Supply Voltage	N11	_	_	This pin is an ESD supply connection. If using this device in a system with 5 V logic, this pin must be connected to 5 V. If using in a 3.3 V system only, connect to 3.3V.

NOTE(S):
(1) CX28250 defaults to UTOPIA Level 2 when reset causing the TxClAv, RxClAv, RxSOC, and RxPrty signals to be in high-impedance state. This may cause initialization problems for ATM layer UTOPIA Level 1 devices. Therefore, it is recommended that pulldown resistors be used for these devices.

1.5 Block Diagram and Descriptions

# 1.5 Block Diagram and Descriptions

Figure 1-4 is a detailed block diagram of the CX28250. When traffic is transmitted from the host system, octet-wide or 16-bit data enters the CX28250 via the UTOPIA port. The CX28250 assembles the host data into ATM cells and formats it for serial-line transmission by the SONET line framer.

In the receive direction, the SONET line framer frames serial network data into octets and passes it to the ATM cell processing block. Octet data is then aligned into ATM cells, checked, and sent to the UTOPIA port.

The line framer block connects to external interfaces for data reception and transmission. Also included are overhead interfaces, data links, and event counters.

The HEC ATM cell alignment block accepts octet data from the line framer block. It generates cells for transmission and validates received cells. Included are HEC generators and detectors, data scramblers, and counters.

The UTOPIA interface communicates with the next layer of ATM processing. It controls transmit priority and rate, and has counters for events and errors.




Figure 1-4. CX28250 Detailed Block Diagram

1.0 Product Description CX28250

1.5 Block Diagram and Descriptions

# 2.0 Functional Description

This chapter describes the CX28250 architecture and functional blocks. Figure 2-1 shows the CX28250 transmit signal path. The CX28250 calculates the HEC for incoming ATM cells from the UTOPIA interface and inserts it into the fifth octet of each cell. The result is formatted into SONET frames and converted to serial data. One of three clock sources is used to synchronize the outgoing data stream over the PECL interface.

Figure 2-1. CX28250 Transmitter Block Diagram





Figure 2-2 shows the CX28250 receive signal path. The CX28250 recovers the clock from the incoming data stream and converts the serial data stream to parallel and passes it to the framer block, which extracts the overhead bytes. HEC alignment is performed to recover the Start of Cell boundary. The cells are then sent over the UTOPIA bus to the ATM layer device.

Figure 2-2. CX28250 Receiver Block Diagram



Mindspeed Technologies™

# 2.1 Line Interface

The CX28250 communications with the external network through its line interface. This is a Pseudo-Emitter Coupled Logic interface also referred to as a Low Voltage PECL. This requires the same voltage differentials as on standard Emitter Coupled Logic (ECL) devices but is referenced to a positive voltage rather than ground. It uses the voltage differential to determine the logical value as shown in Table 2-1. Absolute values are given in Section 5.3. Note that unused inputs of a PECL pair should be connected to ground or Vcc (one input to ground and the other to Vcc). This prevents internal circuitry from toggling due to noise on the inputs.

This interface uses the Workable Interface Requirements Example (WIRE) modulation as defined by the ATM Forum. It can connect to industry standard Physical Media Dependent (PMD) devices for either fiber optic cable or Cat 5 UTP (unshielded twisted pair).

 Input +
 Input Internal Logic Level

 0
 0
 Invalid

 0
 1
 0

 1
 0
 1

 1
 1
 Invalid

Table 2-1. PECL Input Logic Table


## 2.1.1 PECL Interface

The selection of the correct PECL bias network is dependant on the PMD device selected. For 3.3 Volt PMD's that can both source and sink current (that is they do NOT put their outputs into a high Z condition for a logic 0). See Figure 2-3

For PMD's that run at 5 volts or that require that the logic low output voltage be set by an external resistor network, the designer should consult the PMD manufacturer's data sheet and Appendix A of this document.

#### 2.1 Line Interface

Figure 2-3. CX28250 Low Voltage PECL (LVPECL) Interface



## Note(s):

- 1. The 100 ohm resistor is built in the CX28250 for the LRxData+ and LRxData- termination.
- 2. The LTxData+ and LTxData- outputs are internally biased and therefore do not require external bias resistors.
- 3. The termination resistors on the LSigDet input are necessary only for transceivers with a PECL level signal detect (SD) output.

500035\_054

2.1 Line Interface

#### 2.1.1.1 PECL Layout

All PECL traces must be treated as transmission lines. Therefore, standard high-speed practices must be followed:

- Keep traces as short as reasonable.
- Do not allow traces to cross discontinuities in the ground/power planes.
- Use separate Power and Ground planes.
- Terminate all inputs and outputs as described above.
- Place the terminating resistors as close to the destination IC as possible.
- Do not route signal traces through the board through vias.
- Check that each IC has two high-quality RF bypass capacitors that are at least an order of magnitude apart; e.g., 200 pF and 0.1 µF.
- Avoid 90 degree turns in trace routing.
- Ensure that the trace width results in a line impedance that matches the input impedance of the load. Trace width can be calculated from the following equation:

$$w = \left(7.745 \times h \times e^{-\left[\frac{\sqrt{e_r + 1.41} \times Z_0}{87}\right]}\right) - \frac{t}{0.8}$$

where:

w = trace width

 $Z_0$  = characteristic line impedance

h = board thickness (not including copper layers)

t = thickness of copper layers

 $e_r$  = relative dielectric constant of the board

Using the generic values  $Z_0 = 50 \Omega$ , h = 0.060, t = 0.0015 and  $e_r = 4.8$  results in a width (w) of 0.11 inches.


2.1 Line Interface

# 2.1.2 Signal Detect Interface

The LSigDet pin on the CX28250 indicates when the PMD has lost its signal. If the LSigDet goes low, the CX28250 internally forces its receive data to logic '0' to prevent false framing indications. Designs that don't use the LSigDet input must tie this pin high and then ensure that they either externally force the receive data to a logic '0' or detect false framing/cell delineation indications with software.

The LSigDet pin can be driven by TTL or PECL drivers. The CX28250 can be connected directly to a TTL interface without external components. When using a single-ended PECL interface, a standard PECL termination of 50  $\Omega$  to  $V_{cc}-2\ V$  is required for most PMDs. The PECL termination can be implemented by using the Thevenin equivalent circuit shown in Figure 2-4.

Figure 2-4. Single-ended PECL Diagram



#### Note:

The termination network shown is valid for a 3.3 V PMD. For a 5.0 V PMD, please refer to Figure 3-4.

500035\_008

2.1 Line Interface

## 2.1.3 PLL Filter Network


Three external networks are required as shown in Figure 2-5. It is important that these components are located as close to the CX28250 as possible.

Note that the ground side of the Tx filters are tied together and then run to an analog ground pin. It is important that both filters are at the same ground potential relative to the analog ground pins.

There is also a 'guard ring' around these networks to provide immunity from low frequency noise. These rings should have numerous ground vias tying them directly to the ground plane.

Mindspeed recommends using a 5% NPO grade capacitor for C27. This is to ensure that the design will meet jitter specifications over the temperature range of -40 to +85 C. The customer may relax this tolerance based on their own requirements.

Figure 2-5. Schematic Detail of Analog Components



#### Note:

- 1. All capacitors are 10% ceramic unless noted otherwise.
- 2. All resistors are 1%.
- 3. Connections between filter networks and N6 should be as short as possible.
- 4. R1 and C1 are not populated. They are used for device verification, and are not needed in production.

500035 049

# 2.2 Clock Circuits


The clock circuit has a receiver section and a transmit section. The transmit section synthesizes the 155.52 MHz clock used for transmitting data. One of three clock sources can be selected by bits 3 and 4 of the CLKREC register (0x01).

- By default, this clock is synthesized from the 19.44 MHz LPLLClk reference input pin.
- If a 155.52 MHz clock is provided, it can be used directly as the transmit clock (bypassing synthesis altogether). The external clock must be accurate to within 20 ppm of 155.52 MHz.
- The clock can be synthesized from the received data via the CDR section.

The receiver section uses an internal Phase Locked Loop (PLL) to recover the clock from the incoming NRZ data stream. The clock recovery circuit requires the 19.44 MHz clock from an independent external source that meets 20 ppm accuracy. When no NRZ data is present or when the signal detect input (LSigDet) is low, indicating that the signal has been lost by the optical transceiver, the receive clock recovery circuit free-runs at a nominal 155.52 MHz so that there is always a receive clock present for the receive data path and the transmit path for loop-timed applications.

The recovered clock meets jitter tolerance and jitter transfer specifications according to Bellcore GR-253 (see Figure 2-6). Jitter tolerance is defined as how much jitter the receiver can tolerate and still extract the correct data from the incoming signal. Jitter transfer is the maximum amount of jitter that any device is allowed to add to the data stream.

Figure 2-6. Bellcore GR-253-CORE Jitter Specifications



Mindspeed Technologies™

2.2 Clock Circuits

## 2.2.1 Loss of Lock

Loss of Lock (LOL) status indicates that the receive PLL has lost synchronization. When LOL occurs, bit 6 of the SECINT register (0x3D) is asserted if it has been enabled by bit 6 of the ENSEC register (0x35). LOL also appears in bit 6 of the RXSEC register (0x45).

LOL can also be enabled to appear on LFout and PFout outputs via the registers ENLFOUT and ENPFOUT.

The CX28250 provides the following two clock outputs that are phase locked to the transmit and receive clocks.

- TxFrameRef: This is an 8 KHz or 19.44 MHz reference derived from the transmit clock. Its frequency and polarity are controlled by bits 0 and 1 in the TXSEC register.
- RxFrameRef: The output of this pin is either an 8 KHz or 19.44 MHz reference derived from the recovered clock. Its frequency and polarity are controlled by bits 0 and 1 in the RXSEC register.


During a LOS condition the newest versions of the CX28250, (-26 and above), automatically derive this output from the LPLLClk input until the recovered clock is available. On older versions, (such as the -23), this output is shut off during LOS and LOF conditions.

# 2.3 SONET/SDH Framer and Overhead Processor

Mindspeed's CX28250 SONET/SDH framer has an extensive SONET overhead processing section with external access for D1-D3 and D4-D12 Data Link message processing. The framer provides data transmission at a standard bit rate, frequency justification, pointer processing, and SONET frame delineation. The SONET Overhead processor provides frame synchronization, byte scrambling and descrambling, and byte multiplexing and demultiplexing.

The frame structure for STS-3c/STM-1 can be envisioned as a 270-column by nine-row rectangle of bytes (octets) shown in Figure 2-7. The transmission of the block starts with the first row, working from left to right, then moves to the second row, left to right, and so on down to the byte in the bottom right corner. Thus, the transport overhead octets are actually transmitted in nine groups of nine octets, equally spaced throughout the frame. Since there are  $270 \times 9$  bytes, the data rate is  $270 \times 9 \times 8$  (bits/bytes) x 8,000 fps. (the frame period is 125 micro-seconds) = 155.52 Mbps.

Figure 2-7. STS-3c/STM-1 Basic Frame




500035\_010

#### 2.3 SONET/SDH Framer and Overhead Processor

Figure 2-8 provides a linear representation of STS-3c/STM-1 framing. This framing is similar to T1 framing except that SONET delineates the frame with a block of octets, A1 and A2, instead of just one bit. There is payload data in the areas between overhead blocks. In STS-3c, the payload is called the Synchronous Payload Envelope (SPE). In SDH, the payload is called Virtual Container 4 (VC4). This document uses SPE to refer to the payload in either format.

Figure 2-8. STS-3c/STM-1 Frame Timing



500035\_011

The SONET Framer block recovers the A1/A2 framing location from octet-delineated data provided by the clock recovery front-end. This block also performs the pointer processing and generates row and byte counts to identify locations within the frame to the SONET overhead processor. The SONET Framer block interfaces directly with the SONET Overhead block and provides status bits to the SONET overhead processor for presentation in status registers. The SONET Overhead block uses defined overhead bytes in an STS-3c/STM-1 frame for Performance Monitoring, Fault Management, and Facility Testing. The SONET Overhead bytes used in the CX28250 are listed in Table 2-2.

Table 2-2. SONET Overhead Byte Definitions and Values

Layer	Byte	Function	Value		
	A1	Framing	F6 <sub>h</sub>		
	A2	Framing	28 <sub>h</sub>		
ion	J0	Section Trace	01 <sub>h</sub> or 64-byte Section Trace message		
Section	Z0 <sub>1</sub> Z0 <sub>2</sub>	Section Growth "National Bytes"	02 <sub>h</sub> (default: see the TXZ0 <sub>1</sub> register) 03 <sub>h</sub> (default; see the TXZ0 <sub>2</sub> register)		
	B1	Section error monitoring	BIP-8		
	D1, D2, D3	Data Link channel	_		
	H1, H2, H3	Pointer/Concatenation indicator Path AIS	see Table 2-6		
	B2-1, B2-2, B2-3	Line error monitoring	BIP-24		
	K1, K2 (bits 1-5)	APS channel	0000 <sub>h</sub> (default)		
Line	K2 (bits 6-8)	No alarm Line AIS Line RDI	O <sub>h</sub> (default) 7 <sub>h</sub> 6 <sub>h</sub>		
	D4-D12	Data Link channel	_		
	S1	Synchronization Status	programmable		
	Z1	Line Growth	00 (default: see the RXZ2 register)		
	M1	Line REI	B2 error count		
	J1	Path Trace	00 <sub>h</sub> or 64-byte Path Trace Message		
	B3	Path error monitoring	BIP-8		
Path	G2	Path signal label: ATM Path signal label: Equipped Nonspecific Path signal label: Unequipped User defined for non-ATM applications	13 <sub>h</sub> (default) 01 <sub>h</sub> 00 <sub>h</sub> xx		
	G1 (bits 1-4)	Path REI	B3 error count		
	G1 (bits 5-7)	No alarm Path RDI alarms	O <sub>h</sub> (default) 2 <sub>h,</sub> 5 <sub>h,</sub> 6 <sub>h</sub>		
	Z2	Received value monitored			

2.3 SONET/SDH Framer and Overhead Processor

# 2.3.1 Loss of Signal

By default, the scrambled STS-3c/STM-1 data is monitored for the absence of 1s. When 1620 consecutive octets (6 SONET rows) of 0s are detected, LOS is declared. LOS is cleared when two valid framing words (A1/A2) are received with no intervening LOS detection. The LOS condition is reflected in register RXSEC (0x45) bit 5. In addition, StatOut[7] is asserted if Status Output Pin Mode, bit 2 of the GEN register (0x00), is enabled.

The CX28250-26 version can also be configured to detect the lack of transitions on the incoming data. Thus either the all zeroes or a "stuck at 1" condition will result in the device declaring LOS. This only applies to the CX28250-26 version.

**NOTE:** If the LSigDet pin goes low, then the receive data is internally forced to all zeros to ensure that LOS is recognized.

## 2.3.2 Section Overhead

The Section Overhead handles the transport of the STS-3c/STM-1 frame across the physical medium and section-level communications. Its functions are framing and scrambling on the transmit side, and section error monitoring on the receive side. The transmit and receive functions of the Section Overhead bytes are described in Table 2-3.

Byte	Transmit	Receive
A1/A2	F6/28 hex or disable 00	Monitor out of frame state machine
B1	Calculated, error insertion option Checked, errors counted	
D1, D2, D3	00 hex or external serial access	External serial access
JO	01 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change
Z0 <sub>1</sub> , Z0 <sub>2</sub>	Controlled by the TXZ01 and TXZ02 registers (defaults to 02 and 03 respectively)	Stored in the RXZ01 and RXZ02 registers (interrupt generated on change)

Table 2-3. Section Overhead Transmit and Receive Functions

#### 2.3.2.1 A1, A2

The STS-3c/STM-1 framing bytes, A1 and A2, are used to determine OOF status. When these octets match the framing pattern, the status is "in-frame." When there are four consecutive frames with one or more framing pattern errors, OOF is declared. This condition asserts StatOut[6] and is reflected in register RXSEC (0x45) bit 4. The transmit A1/A2 bytes can be disabled by writing bit 4 in the TXSEC (0x0C) register to 1. A1 can be inverted by writing bit 7 in the ERRINS (0x06) register to 1. One valid A1/A2 frame clears OOF status.

#### 2.3.2.2 Loss of Frame

A Loss of Frame (LOF) condition is declared when Out-of-Frame (OOF) status exists for 24 consecutive frames. This condition is cleared when OOF status has been clear for 8 consecutive frames. LOF is reflected in register RXSEC (0x45) bit 3.

#### 2.3.2.3 B1

The Section Bit Interleaved Parity (BIP)-8 byte, B1, is allocated for section layer error monitoring. This byte contains a BIP-8 code using even parity. The code is calculated using all the bits of the previous STS-3c/STM-1 frame after scrambling. Each piece of section terminating equipment calculates the B1 byte of the current STS-3c/STM-1 frame and compares it with the B1 byte received from the next STS-3c/STM-1 frame. If the B1 bytes match, there is no error. If the B1 bytes do not match, the alarm indicator is set. The B1 bytes of the rest of the STS-3c/STM-1 frame are not defined. As many as 64 kb errors per second can be detected. These section level bit errors are gathered in a 16-bit counter (registers B1CNTL [0x54] and B1CNTH [0x55]). The counter is latched so that it can continue to count while the latch is being read. This prevents the loss of any error counts.

#### 2.3.2.4 D1-D3

The CX28250 provides access to two data link channels, D1—D3 and D4—D12, via the StatOut pins and the TxDL pin. Independent control is provided for receiving and/or transmitting data over each channel, as outlined in Table 2-4.

Table 2-4. LStatOut Configuration

Bit 2 GenReaister	TxSec Register	TxLin Register	RxSec Register	RxLin REgister	StatOut[7]	StatOut[6]	StatOut[5]	StatOut[4]	StatOut[3]	StatOut[2]	StatOut[1]	StatOut[0]
0	0	0	0	0	LOS	00F	LOP	AIS-L	RDI-L	AIS-P	RDI-P	LOCD
1	0	0	0	0	OutStat[7]	OutStat[6]	OutStat[5]	OutStat[4]	OutStat[3]	OutStat[2]	OutStat[1]	OutStat[0]
Х	Х	Х	1	Х	Rx Clock Output	Rx Data Output	Rx Channel Indicator	Note 1	Note 1	Note 1	Note 2	Note 2
Х	Х	Х	Х	1	Rx Clock Output	Rx Data Output	Rx Channel Indicator	Note 1	Note 1	Note 1	Note 2	Note 2
Х	1	Х	Х	Х	Note 1	Note 1	Note 1	Tx Clock Output	Tx Channel Indicator	Tx Cell Sync	Note 2	Note 2
Х	Х	1	Х	Х	Note 1	Note 1	Note 1	Tx Clock Output	Tx Channel Indicator	Tx Cell Sync	Note 2	Note 2

## NOTE(S):

<sup>(1)</sup> Any combination of the four Data Link control bits is allowed and overrides the StatPinMode bit for StatOut[7:2]. StatOut pins not being used for the Data Link operate as determined by StatPinMode.

<sup>(2)</sup> StatOut[1] and StatOut[0] are only controlled by StatPinMode and are unaffected by the Data Link control bits.

#### 2.3 SONET/SDH Framer and Overhead Processor

#### Data Link Transmit

The CX28250 can insert data into the D1–D12 octets of the outgoing data stream. This function is controlled by EnTxSecDL, bit 6 of the TXSEC, 0x0C register and EnTxLinDL, bit 4 of the TXLIN, 0x0D register. When EnTxSecDL is set to 1, serial data input on the DLTxData pin is inserted into the D1, D2, and D3 octets. Likewise, setting EnTxLinDL to 1 results in the serial data from the DLTxData pin being inserted in the D4 through D12 octets of the outgoing stream. The CX28250 indicates that it is ready for D1, D2, and D3 octets by outputting a logic high on the statout[3] pin; it outputs a logic low when D4-D12 data is expected. If either EnTxSecDL or EnTxLinDL is set, the corresponding octets will be filled with 0x00.

StatOut [2], StatOut [3] and StatOut [4] are redefined whenever EnTxSecDL or EnTxLinDL are set.

StatOut [2]: This pin outputs a pulse at the beginning of every cell slot time, (both idle and data cells), synchronized to the UTOPIA transmit side. This is provided for SAR scheduling activities.

StatOut [3]: This becomes the transmit Data Link indicator, TxDLI, output. Serial data provided on DLTxData when this pin is high is transmitted in octets D1, D2, and D3. When this line is low, data from the DLTxData pin is inserted into octets D4 through D12.

StatOut [4]: The transmit clock for DL data is output on this pin.

#### Data Link Receive

Access to incoming octets D1–D12 is provided via the StatOut[5], StatOut[6], and StatOut[7] pins. This function is controlled by bits 0 and 1 of the RXLIN, 0x46, register as shown on page 45. When either of these bits is set high, the StatOut pins are defined as follows:

StatOut[5]: This becomes the Receive Data Link indicator, RxDLI, output. Incoming octets D1, D2, and D3 are output serially on StatOut[6] pin when this output is high. When this line is low, data from octets D4 through D12 are output serially on StatOut [6] pin.

StatOut [6]: This pin outputs the incoming data in a serial bit stream synchronized to the clock on StatOut[7].

StatOut [7]: This output is the serial data clock for incoming data and is synchronized with StatOut [6].

Refer to Section 5.1.6 for the Data Link timing.

2.3.2.5 JO

The Section Trace byte, J0, is connected to a circular 64-byte buffer, carrying the Section Trace message, which allows section elements to track a continuous connection. This buffer overwrites when full. This message is user-programmable but generally is an 8-bit ASCII CLLI<sup>TM</sup> code padded with ASCII NULL characters and terminated with CR and LF characters making up 64 bytes total. If Section Trace is enabled, the user is required to enter a message or the current contents of the transmit buffer will be transmitted. The J0 transmit buffer is located in register TXSECBUF (0x68). J0 can be disabled via register TXSEC (0x0C), bit 5. If J0 is disabled the transmitted J0 byte will be set to 0x01. The J0 receive buffer is accessed via RXSECBUF (0x6A). If the incoming message differs from the previous message stored in the receive buffer an interrupt appears in register SECINT (0x3D) bit 1. The J0 transmit and receive circular buffers operate the same as the J1 byte circular buffers; See Figure 2-10.

- A receive trace message must be received three times before a new value is latched into the receive trace buffer. At the completion of the three frame integration period an interrupt will be generated to signal that the trace message contents have changed. Intermittent changes to these bytes over consecutive frames will not trigger erroneous interrupts. This reduces the impact on software performance and effort.
- Receive J0 trace buffer contents are updated as described above at all times
  except during LOS or OOF conditions. During these conditions, buffer
  contents will remain unchanged from previous values.
- Transmit buffer contents are transmitted at all times (when enabled) regardless of any incoming receive errors.

**NOTE:** It takes 192 SONET frames to transmit 3 complete trace buffers.

In the -23 Version Only

The CX28250-23 version does not have a three-frame integrator. Therefore, any change in the incoming messages generates an interrupt.

2.3.2.6 ZO

Full access to both Z0 transmit and receive octects is provided.

**ZO Transmit** 

The Section Growth bytes,  $Z0_1$  and  $Z0_2$ , are set to defaults of 02 and 03, respectively. These values can be overwritten by changing the contents of the  $TXZ0_1$  and  $TXZ0_2$  registers.

**ZO Receive Value** 

The incoming Z0 octets from the SONET overhead are latched into the RXZ0<sub>1</sub>, 0x1A, and RXZ0<sub>2</sub>, 0x1B, registers after a 3 frame integration period. If either value changes and the interrupt is enabled, a single event interrupt is generated in bit 1 of the LinInt Register, 0x3E. Note that this interrupt is shared with the Z2 octet.

**Z2** Receive Value

The incoming Z2 octet from the SONET overhead is latched into the RXZ<sub>2</sub>, 0x17, registers after a 3 frame integration period. If the value changes and the interrupt is enabled, a single event interrupt is generated in bit 1 of the LinInt Register, 0x3E. Note that this interrupt is shared with the Z0<sub>1</sub> and Z0<sub>2</sub> octets.

2.3 SONET/SDH Framer and Overhead Processor

## 2.3.3 Line Overhead

The Line Overhead handles the transport of path-level payloads across the physical medium. This layer of the overhead provides synchronization and multiplexing functions for the Line layer. These functions include maintenance and line protection. The Section Overhead must be terminated before the Line Overhead can be accessed. The transmit and receive functions of the Line Overhead are described in Table 2-5.

Table 2-5. Line Overhead Transmit and Receive Functions

Byte	Transmit	Receive		
H1/H2	620A/93FF hex pointer	Full GR.253 pointer processor		
Н3	00 hex	Used in pointer processor		
B2	Calculated, error insertion	Checked, errors counted		
K1/K2	Insertable via register	Checked, interrupt on change		
D4-12	00 hex or external serial access	External serial access		
S1	Insertable via register	Checked, interrupt on change		
Z2	Generated from the contents of TXZ2	Checked, interrupt on change after a 3 frame integration		
M1	Line REI inserted	Checked, errors counted		

## 2.3.3.1 H1, H2, and H3

Bytes H1, H2, and H3 in the STS-3c/STM-1 frame are fixed on the transmit side to locate path overhead byte J1 immediately after the  $Z0_2$  byte of the Section Overhead. The receive side performs all processing according to GR-253.

Table 2-6. H1, H2, and H3 Functions

Overhead Byte	STS-3c Value (in hex)	STM-1 Value (in hex)	Error Conditions	
H1-1 Transmit	62	6A	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D). 33 hex is inserted for invalid pointer via control bit DisPntr (bit 6) in the TXLIN register (0x0D).	
H1-2 Transmit	93	93	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H1-3 Transmit	93	93	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLII register (0x0D).	
H2-1 Transmit	0A	0A	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D). 33 is inserted for invalid pointer via control bit DisPntr (bit 6) in the TXLIN register (0x0D).	
H2-2 Transmit	FF	FF	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H2-3 Transmit	FF	FF	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H3-1 Transmit	00	00	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H3-2 Transmit	00	00	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	
H3-3 Transmit	00	00	FF hex is inserted via line AIS control bit, InsLnAIS (bit 3) in the TXLIN register (0x0D).	

## 2.3.3.2 Loss of Pointer

A Loss of Pointer (LOP) condition is declared when eight frames of invalid H1, H2 octets are detected. This condition is cleared when three valid H1, H2 pointer frames occur. LOP is described in register RXLIN (0x46) bit 7.

2.3 SONET/SDH Framer and Overhead Processor

2.3.3.3 B2-1, B2-2, and B2-3

The Line BIP-8 bytes, B2-1, B2-2, and B2-3, are used for line error monitoring. Similar to the B1 byte in the Section Overhead, B2 also uses Bit Interleaved Parity (BIP-24) code with even parity. It contains the result from the calculation of all the bits of the line overhead and STS-1 envelope capacity of the previous STS-1 frame before scrambling.

One byte (either B2-1, B2-2, or B2-3) in the Line Overhead is allocated for a Line BIP-8 calculation on each STS-1 line within the STS-3c/STM-1 section. The Line BIP-8 is calculated for all the bits of the STS-1 line Overhead and Envelope Capacity of the previous frame before scrambling. Thus, in an STS-3c/STM-1 signal, 3 bytes (B2-1, B2-2, and B2-3) are used for the error monitoring function.

As many as 192 k errors per second can be detected. The errors are accumulated in an 18-bit counter (B2CNTL, B2CNTM, B2CNTH; 0x50, 0x51, 0x52). The counter is latched so that it can continue counting while the latch is being read. This prevents loss of any error counts.

Errors can be inserted via register ERRINS (0x06), bits 5, 4, and 3. Bit 5 corresponds to B2-1, bit 4 corresponds to B2-2, and bit 3 corresponds to B2-3.

#### 2.3.3.4 APS Threshold

Automatic Protection Switching (APS) thresholds are monitored by estimating the incoming Bit Error Rate (BER) and setting an alarm status bit and interrupt when the programmed threshold is crossed. Two thresholds are supported: one for Signal Degrade (SD) and one for Signal Fail (SF). Each threshold is programmable for BER levels from 10<sup>-3</sup> to 10<sup>-9</sup> in the APSTHRESH register (0x09). Table 2-7 describes the programming range for the thresholds in APSTHRESH. The alarm clearing threshold and observation time are automatically set to 1/10 of the programmed alarm detection threshold.

Table 2-7. Signal Fail/Signal Degrade

SF Thresh (bits 7-4) SD Thresh (bits 3-0)	Detection Threshold	Clearing Threshold	95% Confidence Interval	CX28250 Observation Time	Required Switch Initiation Time
0 <sub>h</sub> to 3 <sub>h</sub>	10 <sup>-3</sup>	10 <sup>-4</sup>	64.5 µs	1 ms	8 ms
4 <sub>h</sub>	10 <sup>-4</sup>	10 <sup>-5</sup>	645 µs	2 ms	13 ms
5 <sub>h</sub>	10 <sup>-5</sup>	10 <sup>-6</sup>	6.45 ms	16 ms	100 ms
6 <sub>h</sub>	10 <sup>-6</sup>	10 <sup>-7</sup>	64.5 ms	128 ms	1 s
7 <sub>h</sub>	10 <sup>-7</sup>	10 <sup>-8</sup>	645 ms	2.048 s	10 s
8 <sub>h</sub>	10 <sup>-8</sup>	10 <sup>-9</sup>	6.45 s	16.384 s	83 s
9 <sub>h</sub> to F <sub>h</sub>	10 <sup>-9</sup>	10 <sup>-10</sup>	64.5 s	131 s	667 s


**NOTE(S):** In the CX28250-23 and earlier versions, the SF/SD thresholds should not be changed during alarm conditions. Mindspeed recommends setting the logic reset bit when changing values.

The implementation supports the APS switch initiation time requirements shown in Figure 2-9 (from Bellcore Standard *GR-253-CORE*). The implementation estimates the incoming BER to a >95% confidence level by observing the number of errors per frame as monitored by the B2 line BIP bytes. Table 2-11 describes the required confidence interval for estimating BER versus programmed threshold level. In addition, Table 2-8 describes the actual observation time implemented by the CX28250 threshold monitor. This time is the maximum interval for the CX28250 to notify via status/interrupt that the programmed threshold has been crossed. These alarm notification times allow software time to process the interrupt and initiate the switching function within the required switch initiation time.

If the incoming BER is actually higher than the programmed threshold, notification takes place in the amount of time listed for the threshold that matches the incoming BER. For example, if the SF threshold is programmed to monitor for BER at a level of 10<sup>-5</sup> (notification time 16 ms or less) but the actual incoming BER is 10<sup>-3</sup> the SF status/interrupt is set within 1 ms instead of waiting until the end of the 16 ms window. This allows switch initiation to begin based on the actual incoming BER level versus the programmed level as required by Bellcore Standard GR-000253-CORE. Alarm clearing (when the BER drops below 1/10 of the programmed threshold) requires observation of the BER for the entire duration of the window as listed for the programmed threshold level. Interrupts occur both when the detection threshold is crossed (BER exceeds programmed threshold) and when the alarm is cleared (BER is below 1/10 of the programmed threshold).

2.3 SONET/SDH Framer and Overhead Processor

Figure 2-9. Switch Initiation Time Graph



500035\_012

#### 2.3.3.5 K1 and K2

The APS Channel bytes, K1 and K2, are allocated for Automatic Protection Switching (APS) signaling between line level entities. These bytes are defined only once in an STS-3c/STM-1 signal. The K1/K2 Transmit control registers (0x10/0x11) allow transmission of any value in support of APS. The K2 byte, bits 6-8, Remote Defect Indicator (RDI), and Alarm Indication Signal (AIS), are used to indicate STS line yellow, an alarm condition to the downstream line equipment.

The K2 receive status register (0x15) allows observation of incoming octet values. An interrupt can be generated for any change in the received value. The K1/K2 status bit is set when the receive K1/K2 values are the same for three consecutive frames, but different from the previously latched values. When this occurs, the new values are latched, and an interrupt is generated. A Protection Switching Byte Failure (PSBF) alarm is declared if no three adjacent frames contain the same K1 value in 12 consecutive frames. Bit 4 of the RXAPS register (0x4A) indicates PSBF.

#### 2.3.3.6 Line RDI

The Remote Defect Indication-Line (RDI-L) signal indicates to a Line Terminating Equipment (LTE) that the remote equipment is detecting a defect somewhere along the SONET line. A line RDI condition is declared when bits 6,7, and 8 of the received K2 octet contain 110 for five consecutive frames. A line RDI condition is cleared when bits 6,7, and 8 of the received K2 octet contain any other pattern for five consecutive frames. An interrupt is generated when entering and exiting the RDI-L alarm state.

Line RDI is inserted into the transmit frame by asserting the InsLnRDI bit in the TXLIN register. This sends the binary code 110 in bits 6, 7, and 8 of the K2 octet

When the AutoLnRDI bit in the TXLIN register is asserted line RDI is automatically generated upon reception of LOS, LOF, or AIS-L. If the AutoLnRDI bit is asserted and none of the above alarm conditions are present the value of the RDI-L field will be selected from the TXK2 register.

## 2.3.3.7 Line AIS

The Alarm Indication Signal-Line (AIS-L) is sent to alert the downstream LTE that a defect has been detected on the incoming SONET section. Bits 6-8 of the K2 octet are also used to convey this information. If the received pattern is 111 for five consecutive frames, an AIS-L condition is declared. An AIS-L condition is cleared when five consecutive frames do not contain the 111 pattern. An interrupt is generated when entering and exiting the AIS-L alarm state.

Line AIS can be transmitted by setting the InsLnAIS bit in the TXLIN register. Line AIS sets all frame values except for the section overhead to 1's before scrambling. It is synchronized to frame boundaries.

InsLnAIS Pin (Insert Line AIS)

When asserted high, this input forces the CX28250 to generate an AIS-L, which has the same effect as setting InsLnAIS, bit 3 of the TXLIN register.

LFOut (Line Fail Output Pin)

This output is controlled by the EnLFOut register, 0x6E. If any of the status bits shown in Figure 2-14 are asserted, the LFOut pin goes high and stays high until all enabled status bits are low.

**2.3.3.8 D4-12** See Section 2.3.2.4.

#### 2.3 SONET/SDH Framer and Overhead Processor

#### 2.3.3.9 S1

Bits 5–8 of the Synchronization Status byte, S1, are used to convey the synchronization status of the network elements. Bits 1–4 are currently undefined. These status messages provide an indication of the quality of the synchronization source of the SONET signal. This allows the network elements to determine the best synchronization reference available and reconfigure their synchronization references autonomously without creating timing loops. The S1 byte can be read from RXS1 (0x16). It can be transmitted by writing to TXS1 (0x12).

The values of the S1 byte are described in Table 2-8.

Table 2-8. S1 Byte Description

Acronym	Description	Quality Level	Lower Nibble Bits 5,6,7,8
PRS	Stratum 1 Traceable	1	0001
STU	Sync - Traceability Unknown	2	0000
ST2	Stratum 2 Traceable	3	0111
ST3	Stratum 3 Traceable	4	1010
SMC	SONET Min Clock Traceable	5	1100
ST4	Stratum 4 Traceable	5	1100
DUS	Do not use for Sync	7	1111
RES	Reserved for Network Sync Use	-	1110

#### 2.3.3.10 M1

The M1 byte handles automatic Line REI. It is used to inform the far end transmitting equipment that the receiving end is getting errors on the data blocks being sent to it. In practice, the receiver counts the block errors received in a frame (based on B2 bytes) and uses M1 to transmit the number of errors back to the sending equipment. An interrupt is generated when the received M1 octet indicates error counts other than 0.

## 2.3.4 Path Overhead

The Path Overhead checks for end-to-end communication integrity. The Section and Line Overhead must be terminated before the Path Overhead can be accessed. The transmit and receive functions of the Path Overhead are listed in Table 2-9.

Table 2-9. Path Overhead Transmit and Receive Functions


Byte	Transmit	Receive		
J1	00 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change		
В3	Calculated, error insertion	Checked, errors counted		
C2	13 hex for ATM mapping	Checked for 01 or 13 hex		
G1	Path REI, RDI inserted	Checked, errors counted, status		

#### 2.3.4.1 J1

The Path Trace byte, J1, is a circular 64-byte buffer that carries the Path Trace message, so a receiving Path Terminating Equipment (PTE) can verify continued connection to the transmitting PTE. This buffer overwrites when full. This message is user programmable but generally is an 8-bit ASCII CLLI™ code padded with ASCII NULL characters and terminated with CR and LF characters making up 64 bytes total. If Path Trace is enabled, the user is required to enter a message or the current contents of the transmit buffer will be transmitted. If J1 is disabled, then 64 zeros are transmitted. J1 can be disabled via register TXPTH (0x0E), bit 7. The J1 transmit buffer is located in register TXPTHBUF (0x69). The J1 receive buffer is RXPTHBUF (0x6B). If the incoming message differs from the data stored in the receive buffer from the previous message received, an interrupt appears in register PTHINT (0x3F) bit 1.

Figure 2-10 illustrates how the J1 buffer behaves during transmission and reception.

Figure 2-10. JO/J1 Buffer Behavior



100992\_012a

## 2.3 SONET/SDH Framer and Overhead Processor

#### In the -26 Version Only

- A receive trace message must be received three times before a new value is latched into the receive trace buffer. At the completion of the three frame integration period an interrupt will be generated to signal that the trace message contents have changed. Intermittent changes to these bytes over consecutive frames will not trigger erroneous interrupts. This reduces the impact on software performance and effort.
- Receive J1 trace buffer contents are updated as described above at all times
  except during LOS, LOF, AIS-L, AIS-P, or LOP-P conditions. During
  these conditions, the buffer contents will remain unchanged from previous
  values.
- Transmit buffer contents are transmitted at all times (when enabled) regardless of any incoming receive errors.

**NOTE:** It takes 192 SONET frames to transmit 3 complete trace buffers.

#### 2.3.4.2 B3

The Path BIP-8 byte, B3, is allocated for path error monitoring. The path B3 byte is calculated over all bits of the previous STS SPE frame before scrambling, using bit-interleaved parity 8 code with even parity. As many as 64 k errors per second can be detected. B3 can be disabled by writing bit 6 in the TXPTH (0x0E) register to 1.

In addition to counting B3 errors, the CX28250-26 version of the device has programmable BER thresholds to allow the generation of interrupts. This is identical to the APS (B2) error reporting except the thresholds are programmable from  $10^{-4}$  to  $10^{-9}$  (refer to Table 2-7). This only applies to the CX28250-26 version

#### 2.3.4.3 C2

The Path Signal label byte, C2, identifies the type of payload being received. The default code transmitted by the CX28250 is 13 hex for ATM mapping. However, it can be changed to any other value in the TXC2 register (0x13). The receiver expects 01, 13, FC, or FF hex to be received as valid code words. The SONET block monitors the incoming C2 and generates one of two possible interrupts if 5 consecutive invalid values are received. If the received value is 00 hex, an Unequipped Path (Uneq-P) interrupt is generated in bit 2 in the PTHINT register (0x3F). If any other invalid value is received, a Payload Label Mismatch in Path (PLM-P) interrupt is generated in bit 3 in the PTHINT register.

#### 2.3.4.4 G1

The Path Status byte, G1, is used to convey path terminating status and performance monitoring information back to an originating STS PTE. This feature permits the status and performance of the complete duplex path to be monitored at either end, at any point along that path. Bits 1–4 contain the Remote Error Indication (REI) count, which is the number of errors indicated by the B3 byte. The REI bits have nine valid values (0000–1000). A value greater than 8 is counted as having no errors. Bits 5–7 are a path RDI (yellow alarm) indication.

Bits 5–7 in the G1 byte are used for Path RDI (RDI-P) indications. The transmitter automatically generates RDI-P indications in these three bits if the AutoPthRDI control (bit 1 in TXPTH 0x0E) is set to a 1. Table 2-10 lists the values that are transmitted for various receiver alarm conditions. The user can override these values by setting AutoPthRDI to 0 and directly writing the desired value to be transmitted into TXPTH bits 3–1.

Receiver Defect	Transmitter G1 (bits 5-7)				
None	000				
PLM-P	010				
AIS-P, LOP-P, LOS, LOF, AIS-L	101				
UNEQ-P	110				

Table 2-10. Transmitted RDI-P Values

The receiver observes the incoming G1 byte to monitor for RDI-P alarms. When 10 consecutive frames of the same value are received, the value is latched into RXG1 (0x19) so that it can be read. An interrupt is generated if the new value represents an alarm condition change. Interrupts are generated when entering and exiting alarm conditions. The EnhanceRDI control bit (ENPTH 0x37 bit 0) determines whether only bit 5 is observed (set to 0 to interwork with old equipment) or bits 5–7 are observed (set to 1 to conform to new equipment standards). Table 2-11 summarizes the receiver RDI-P interpretation.

Table 2-11. Receiver RDI-P Interpretation (For the CX28250-23)

Incoming RDI-P G1 bits 5-7	EnhanceRDI=0 Interpretation	EnhanceRDI=1 Interpretation
000	No remote defect	No remote defect
001	No remote defect	No remote defect
010	No remote defect	Remote payload defect
011	No remote defect	No remote defect
100	Remote defect	No remote defect
101	101 Remote defect Remote server	
110	Remote defect	Remote connectivity defect
111	Remote defect	No remote defect

#### 2.3 SONET/SDH Framer and Overhead Processor

Path RDI (RDI-P) interrupt generation and RXG1 byte monitoring has been enhanced as follows in the -26 version of the device:

- 1. A received RDI-P signal is considered valid when the same value in Bit 5, 6, 7 of the G1 byte is received in 10 consecutive frames
- 2. The following RDI-P signals are considered "non defect-indicating": 000, 011 (non-enhanced), and 001 (enhanced)
- 3. The following RDI-P signals are considered "defect-indicating": 100, 111 (non-enhanced), and 010, 101, 110 (enhanced)
- 4. The status bit (in RXPTH) now reflects the state of the last valid RDI-P signal received (i.e. defect, or no defect)
- 5. Interrupts are generated only when a newly received RDI-P signal satisfies one of the following, as compared to the previous RDI-P signal:
  - a. If the newly received RDI-P signal represents a transition of "defect-indicating" state (i.e., from "non defect-indicating" to "defect-indicating", or vis-a-vis)
  - **b.** A new (different) defect-indicating signal has been received as compared to the previous defect-indicating signal.

Table 2-12 summarizes RDI-P signal transitions in accordance with the GR-253 requirements outlined.

Table 2-12. ERDI Interrupt (CX28250-26 only)

		From G1[5:7]							
		000	001	010	011	100	101	110	111
	000	no	no	yes	no	yes	yes	yes	yes
	001	no	no	yes	no	yes	yes	yes	yes
	010	yes	yes	no	yes	yes	yes	yes	yes
G1[5:7]	011	no	no	yes	no	yes	yes	yes	yes
To G1	100	yes	yes	yes	yes	no	yes	yes	no
	101	yes	yes	yes	yes	yes	no	yes	yes
	110	yes	yes	yes	yes	yes	yes	no	yes
	111	yes	yes	yes	yes	no	yes	yes	no

# 2.3.4.5 InsPthAIS Input Pin (Insert Path AIS)

When asserted high, this input forces the CX28250 to generate an AIS-P, which has the same effect as setting the InsPthAIS, bit 4 of the TXPTH register.

## 2.3.4.6 PFOut Output Pin (Path Fail)

This output is controlled by the EnPFOut register, 0x6F. If any of the status bits shown in Figure 2-14 are asserted, the PFOut pin goes high and stays high until all enabled status bits are low.

## 2.3.5 SONET Frame Scrambler

Each SONET Network Element (NE) must have the capability to derive the clock timing from the incoming OC-3c signal. All transmitted OC-3c signals are timed from this clock. Therefore, it is important to maintain the 1s density in the data stream to ensure enough data transitions for robust clock recovery. The technique commonly used with modems, called scrambling and descrambling, is used in SONET to make the data appear to be more random.

This process uses a frame synchronous scrambler with a sequence length of 127, operating at the line rate. The generating polynomial is  $1+x^6+x^7$ . The scrambler is reset to 11111111 on the most-significant bit of the J1 byte. This bit and all the subsequent bits to be scrambled are added, modulo 2, to the output from the  $x^7$  position of the scrambler. Everything but the first row of the section overhead is scrambled. This scrambling occurs just before the signal is passed to the PMD sublayer. Scrambling can be disabled by setting bit 7 in register TXSEC (0x0C). All 0s can be sent after scrambling for diagnostic purposes.

# 2.4 ATM Cell Processor

The CX28250 ATM cell processor block is responsible for recovering cell alignment using the HEC octet, performing header error correction, and descrambling the payload octets. The resulting ATM cells are then passed to the ATM layer via the UTOPIA interface. Simultaneously, the ATM block is receiving data from the ATM layer, optionally calculating the HEC, formatting the 48-octet payload segments into 53-octet ATM cells, and sending the cells to the SONET block. If no data is being received from the ATM layer, the cell processor generates idle cells based on the data programmed into the associated registers.

The CX28250 has all the counters necessary for capturing ATM error events and performs the payload CRC calculations as required by the AAL formats. It generates cell status bits, cell counts, and error counts.

## 2.4.1 ATM Cell Transmitter

The ATM cell transmitter controls the generation and formatting of 53-octet ATM cells that are sent to the Framer block. The ATM transmitter block formats an octet stream containing ATM data cells from the ATM layer device when such cells are available. All 53 octets of the data cells can be obtained from the external data source and formatted into the outgoing octet stream.

This block calculates the HEC octet in the outgoing cell from the header field. The calculated HEC octet can be inserted in place of the incoming data octet by writing DisHEC (bit 7) in the CGEN register (0x04) to a logic 0. For testing purposes, this HEC octet can be corrupted by XORing the calculated value with a specific error pattern input set in the ERRPAT register (0x07). This HEC error is achieved by writing InsHECErr (bit 1) in the ERRINS register (0x06) to a logic 1. The remaining 48-octet payload field of the outgoing cell is obtained from the external data source. The payload is normally scrambled. This can be disabled by setting bit 2 of the TXSEC register.

When no data is coming from the ATM layer, the CX28250 inserts idle cells automatically in the outgoing data stream unless bit 0 of TXCELL is set to 1. The payload of these cells is read from the Transmit Idle Cell Payload Control register, IDLPAY (0x05). The 4-octet header field for these idle cells comes from the TXIDL1-4 registers (0x20-23). The HEC octet is calculated and inserted automatically. The payload field is filled with the octet contained in the IDLPAY register (0x05).

In normal operation, the 4-octet header field in the outgoing cell is passed on from the ATM layer device. Header patterns can be modified in the TXHDR1-4 registers (0x1C - 0x1F) and inserted into outgoing cells in place of header bytes received from the ATM layer. Bits 0-4 in the CGEN register (0x04) control whether the original header cells or the replacement cells are sent.

#### 2.4.1.1 HEC Generation

In normal operation, the CX28250 calculates the HEC for the 4 header bytes of each cell coming from the ATM layer. It then adds the HEC coset and inserts the result in octet 5 of the outgoing cell. HEC calculation can be disabled by setting bit 7 of CGEN (0x04) to a 1. When HEC is disabled, the CX28250 leaves the contents of HEC field unchanged and transmits whatever data is placed in that field by the ATM layer.

The HEC coset (55 hex, by ATM standards) is used to maintain a value other than 0 in the HEC field. If the first 4 bytes in the header are 0, the HEC derived from these bytes is also 0. When this occurs and there are strings of 0s in the data, the receiver cannot determine cell boundaries. Therefore, it is recommended that the value 55 hex be added to the HEC before transmission. To enable the HEC coset on the transmit side, set bit 6 in register CGEN (0x04) to 1. To enable the receive HEC coset, set bit 4 in register CVAL (0x08) to 1.

## 2.4.2 ATM Cell Receiver

The ATM cell receiver performs cell delineation on incoming data cells by searching for the position of a valid HEC field within the cell. The HEC coset can be either active or inactive, which is determined in bit 4 in the CVAL (0x08) register.


#### 2.4.2.1 Cell Delineation

The ATM block receives octets from the SONET block and recovers ATM cells by means of cell delineation. Cell delineation is achieved by framing ATM cell boundaries using HEC coding. Four consecutive bytes are chosen, and the HEC value is calculated. The result is compared with the value of the following byte. This "hunt" is continued by shifting this 4-byte window, one byte at a time, until the calculated HEC value equals the received HEC value. When this occurs, a pre-sync state is declared, and the next 48 bytes are assumed to be payload. The ATM block calculates HEC on the 4 bytes following this payload, assuming that a new cell has begun. If seven consecutive header blocks are found, synchronization is declared. If any HEC calculation fails in the pre-sync state, the process begins again (see Figure 2-11). Synchronization is held until seven consecutive incorrect HECs are received. At this time, the hunt state is reinitiated.

When LOCD occurs, an interrupt is generated and the CX28250 automatically enters the hunt mode. However, the payload is still being scrambled by the far-end transmitter, leaving only the headers unscrambled. This means that the only repetitive byte patterns in the data stream that meet the cell delineation criteria are valid headers.


2.4 ATM Cell Processor

Figure 2-11. Cell Delineation Process



When in the sync state of cell delineation, cells are passed to the ATM block if the HEC is valid. If a single-bit error in the header is detected, the error is corrected, optionally, and the cell is passed to the ATM block. If HEC checking is enabled and HEC correcting is disabled (bit 3 in the CVAL register [0x08]), cells with single-bit HEC errors are discarded. If a multi-bit error is detected, the cell is dropped. Once either type of error is noted, all subsequent errored cells are dropped until a valid cell is received. This rule applies even for single-bit errors that could be corrected. Once a valid cell is detected, the process begins again. (See Figure 2-12.)

Figure 2-12. Header Error Check Process



Mindspeed Technologies™

2.4 ATM Cell Processor

ATM Physical Interface (PHY) Devices

2.4.2.2 Processing Non-Standard Traffic Using the CX28250 The CX28250 contains two independent "HEC Check" state machines. The Cell Delineator (CD) State Machine is used to find Cell Delineation and, conversely, to declare loss of cell delineation (LOCD). The other is the Cell Valid (CV) State Machine, which is used to validate the cells to pass to the UTOPIA FIFOs.

These state machines are controlled by two register bits, (CVAL register, 0x0C), that allow the CX28250 to be programmed for special applications. Table 2-13 shows the control bits function.

Table 2-13. Control Bit Functions

DisLOCD	DisHECChk	Description
0	0	Normal operation; used for standard ATM traffic.
		Cells are output to the UTOPIA FIFO only after cell delineation is found. Only cells with valid HECs are passed (this includes cells with single bit errors that have been corrected).
0	1	Ignore HEC Errors Mode; used for IMA applications.
		The Cell Delineator state machine is active and looking for valid ATM cells. It will follow the ATM Forum's Cell Delineation process. However, since the Cell Valid State machine is turned off, the CX28250 will pass all cells, including those with HEC errors, to the UTOPIA FIFOs.
		The CX28250 will not transfer cells during LOCD.
1	0	The cell delineation function is disabled and every 53 bytes of incoming data is treated as a 'cell'. However, since the CV machine is still active, only cells with valid HECs will be output. As a result, almost all data will be dropped. Occasionally, random data will have what appears to be a valid HEC and will be output. Mindspeed is not aware of any use for this mode.
1	1	Raw Data mode; allows the CX28250 to be used as a generic 'serial to parallel' convertor.
		All data received will be passed across the UTOPIA bus in blocks of 53 bytes. No attempt is made to find ATM cells.

## NOTE(S):

<sup>1.</sup> The HEC Error Correction circuit is independent of the DisHECChk control bit. The CX28250 will correct single bit errors even when the DisHECChk is enabled (assuming that the EnHECCor bit is set to 1).

2.4 ATM Cell Processor

#### 2.4.2.3 Cell Screening

The CX28250 provides two optional types of cell screening. The first type, idle cell rejection, prevents idle cells from being passed on. The second type, user traffic screening, compares the incoming bits to the values in the receive cell header registers. Cells are rejected or accepted based on the bit patterns of their headers.

Idle cell rejection is enabled in bit 6 of the CVAL register (0x08). If this bit is set to 1, all incoming cells that match the contents of the Receive Idle Cell Header Control registers, RXIDL1-4 (0x2C-2F), are rejected. Individual bits in the Receive Idle Cell Mask Control registers, IDLMSK1-4 (0x30-33), can be set to be treated as matching, regardless of their value. If idle cell rejection is disabled, cells pass directly to user traffic screening.

User traffic cell screening is similar to idle cell screening in that the incoming cells are compared to the Receive Cell Header Control registers, RXHDR1-4 (0x24-27). Individual bits in the Receive Cell Mask Control registers, RXMSK1-4 (0x28-2B), can be set to 1 or a don't care state, causing the corresponding bits of the incoming cell to be treated as matching, regardless of their values. The RejHdr bit (bit 7) in the CVAL register (0x08) determines whether matching cells are rejected or accepted. If it is set to 0, matching cells are accepted. If set to 1, matching cells are rejected. See Table 2-14 and Table 2-15.

Table 2-14. Cell Screening - Matching

Receive Cell Mask Bit	Receive Cell Header Bit	Incoming Bit	Result
0	0	0	Match
0	0	1	Fail
0	1	0	Fail
0	1	1	Match
1	Х	Х	Match

Table 2-15. Cell Screening - Accept/Reject Cell

Cell	Reject Header	Result
Match	0	Accept Cell
Match	1	Reject Cell
Fail	0	Reject Cell
Fail	1	Accept Cell

# 2.4.3 Cell Payload Scrambler

The ATM standard requires cell payload scrambling in order to ensure that only valid headers are found in the cell delineation process. Scrambling randomizes any repeated patterns or other data strings that could be mistaken for valid headers.

Payload scrambling uses the polynomial  $x^{43}+1$  to scramble the payload, leaving the 5 header bytes untouched. Payload scrambling is enabled by setting bit 5 in register CGEN (0x04).

Descrambling uses the same polynomial to recover the 48-byte cell payload. The descrambler polynomial is self-synchronizing. It can be enabled by writing bit 5 in register CVAL (0x08) to 1.

# 2.5 UTOPIA Interface

The CX28250 uses the ATM Forum's UTOPIA interface as its host interface to communicate with the ATM layer device. This interface is UTOPIA Level 2 compliant and UTOPIA Level 1 compatible. In brief, these two specifications are described as follows:

- UTOPIA Level 1: This is an 8- or 16-bit interface designed for data rates
  up to 200 Mbps. Both octet-level and cell-level handshaking are supported
  at a clock rate of 25 MHz. Octet-level handshaking requires the PHY to
  guarantee the acceptance of at least 4 bytes before it asserts the TxFull
  control line. In Cell level, it must guarantee the transfer of at least one
  entire 53-byte cell.
- UTOPIA Level 2: This interface provides all the features of Level 1 plus several enhancements. Level 2 defines multi-PHY functionality, allowing up to 31 PHYs to interface to one ATM layer device. This interface uses either 8-bit or 16-bit wide data buses and cell-level handshaking. The 16-bit mode, which can run at 50 MHz, supports data rates up to 800 Mbps.

When using a single PHY, Mindspeed recommends using the 8-bit, Level 1 interface with cell handshaking unless the higher data rates are required. This reduces board size, layout complexity, and EMI with no performance impact at 155.52 Mbps.

The UTOPIA mode is selected by bit 5 of the UTOP1 register. The power-on default value of this bit is controlled by the UtopMode pin (for the CX28250-26 only). Refer to Table 1-1 for a description of this pin.

## 2.5.1 UTOPIA Transmit and Receive FIFOs

The CX28250 UTOPIA block has two sections, transmit and receive, each of which has a 4-cell FIFO buffer. ATM cell data is placed in the transmit FIFOs where it can then be passed to the SONET framing block. On the receive side of the UTOPIA interface, incoming cells are stripped of SONET overhead, converted to ATM formatted cells, and placed in the receive FIFO until sent out.

**NOTE:** By convention, data being transferred from the PHY to the ATM layer is labelled *received* data and data from the ATM layer to the PHY is called *transmitted* data.

2.5 UTOPIA Interface

## 2.5.2 UTOPIA 8-bit and 16-bit Bus Widths

The CX28250 has two bus width options, 8-bit or 16-bit, which are selected in bit 3 of the UTOP1 register (0x0A). The protocols and timing are the same in both modes except that 8-bit mode uses only the lower half of the data bus (TxData[7:0] and RxData[7:0]).

Note that the power-on default value for the UTOP1 register bit 3 is controlled by the UBusWidth pin (for the CX28250-26 only). Refer to Table 1-1 for a description of this pin.

In 8-bit mode, each ATM cell consists of 53 bytes (see Table 2-16). The first 5 bytes are used for header information. The remaining bytes are used for payload.

Table 2-16. Cell Format for 8-bit Mode

Bit 7		Bit 0
	Header 1	
	Header 2	
	Header 3	
	Header 4	
	UDF1 (HEC) (byte 5)	
	Payload 1	
	:	
	Payload 48	

In 16-bit mode, the cells consists of 54 bytes (see Table 2-17). The first 5 bytes contain header information. The sixth byte, UDF2, is required to maintain alignment but is not read by the CX28250. The remaining bytes are used for payload.

Table 2-17. Cell Format for 16-bit Mode

Bit 15		Bit 8	Bit7		Bit 0
Header 1		Header 2			
Header 3		Header 4			
UDF1 (HEC) (byte 5)		UDF2 (User definable, see UDF2, 0x74)			
Payload 1		Payload 2			
÷		i			
Payload 47			Payload 48		

**NOTE:** Normally, the HEC is calculated by the PHY and put in byte 5, UDF1. However, setting bit 7 of the CGEN register (0x04) to 1 disables HEC calculation. In this case, data inserted by the ATM layer into byte 5 is transmitted by the PHY.

2.5 UTOPIA Interface

# 2.5.2.1 User defined UDF2 value (receive only)

When running in UTOPIA level 2, 16 bit mode, specify the contents of the UDF2 octet being sent from the PHY to the ATM layer by writing the desired value to the UDF2 control register, 0x74. This can be used to "label" incoming cells with the UTOPIA port number that received them.

This octet is ignored in UTOPIA level 1 or UTOPIA level 2, 8 bit mode.

# 2.5.3 UTOPIA Parity

The CX28250 supports even and odd parity, which is controlled by bit 2 of the UTOP1 register (0x0A). The parity on received data is calculated for either 8 bits or 16 bits, according to the selected bus width in bit 3 of the UTOP1 register (0x0A). The result is output on URxPrty.

Likewise, the parity on transmitted data is calculated for either 8 bits or 16 bits, according to the selected bus width. The calculated result should match the bit present on UTxPrty. If it does not match, a parity error has occurred. This error can be observed either in the ParErr bit (bit 7) in the TXCELL register (0x48) or in the ParErrInt bit (bit 7) in the TXCELLINT register (0x40). Systems that do not use parity should disable the generation of interrupts caused by parity errors by writing bit 7 of the ENCELLT register (0x38) to 0.

# 2.5.4 UTOPIA Multi-PHY Operation

The CX28250 supports multi-PHY operation as described in the UTOPIA Level specification (af-phy-0039.000; visit the web site: http://www.atmforum.com). Three primary functions are involved in this operation: polling, selection, and data transfer. These functions are basically the same for both the transmit and receive sides of the UTOPIA bus. The following example describes the transmit functions.

The ATM layer UTOPIA controller polls the connected PHY ports by transmitting the port addresses on the UTxAddr lines. If a port is ready to transfer data, it asserts UTxClAv. The controller determines which port is to transfer data and selects that port by transmitting its address. The controller then asserts UTxEnb\* to allow the PHY to transfer data on the UTxData lines. UTxEnb\* is deasserted when the transfer is completed. Polling can continue during the data transfer process but not during port selection. It operates independently of the state of UTxEnb\*.

To pause the data transfer process, UTxEnb\* can be deasserted. To continue the transfer, the controller must reselect the port by transmitting its address one clock cycle before asserting UTxEnb\*. The controller must ensure that the cell transfer from this port has been completed, to avoid a start-of-cell error.

The CX28250 has a UTOPIA receiver output disable feature which allows the user to set up redundant or back-up PHYs with the same UTOPIA address on the same UTOPIA bus. In this setup, both PHYs' transmitters are enabled, sending out identical data streams. Both PHYs' receivers are enabled, but only one is transferring data to the ATM device. The receiver output is disabled in the backup PHY by writing the UtopDis, bit 5, in the UTOP2 register (0x0B) to a logic 1. This disable places five of the backup PHY's signals; URxData, URxPrty, URxSOC, URxClAv, and UTxClAv; in a high-impedance state, preventing data and control signals from being passed to the ATM layer device. The disabled receiver flushes its FIFOs at the same rate as the enabled one, but all data it has received, except the last four cells, is lost. Should the primary PHY device encounter an unacceptable error rate, software can quickly enable the backup PHY and disable the primary PHY, reducing cell loss in the transition.

**NOTE:** To facilitate multi-PHY operation, the CX28250 assigns a different address to each of its ports by default.

2.5 UTOPIA Interface

# 2.5.5 Handshaking

The CX28250 provides both cell-level and octet-level handshaking on its UTOPIA interface (only cell-level is used in Level 2). The primary distinction between these two levels is the amount of data that is sent or received. Octet-level sends and receives four octets at a time, while cell-level sends and receives a full cell at a time, depending on FIFO size and availability. In octet-level handshaking, UTxClAv is an active low, FIFO full indicator. In cell-level, it is an active high, cell buffer available indicator. These two options are selectable in the Handshake bit, bit 4, of the UTOP1 register (0x0A).

TxClAv (transmit cell available): The CX28250 implementation of TxClAv is designed to provide a 'look ahead' feature to allow the ATM layer to anticipate when the FIFOs will be full. The UTOPIA layer polls the port to determine if that port has room for a cell. In response, the port asserts (logic 1), the TxClAv line if it has room and de-asserts (0) the line if it does not have room. The threshold is controlled by bits [1:0] in the UTOP1 register as listed in Table 2-18. For maximum performance when using a standard ATM layer device, Mindspeed recommends leaving these set to 00.

Table 2-18. UTOP1 Register, Bits [1:0]

Bit	Default	Name	Description
1	0	TxFill[1]	These bits set the Transmit FIFO Fill Level threshold for UTxClAv pin.
0	0	TxFill[0]	00—The TxClAv line will be asserted if the UTOPIA FIFO can accept at least 1 more complete cell. 01—The TxClAv line will be asserted only if the UTOPIA FIFO has room for least 2 more cells. 10—The TxClAv line will be asserted only if the UTOPIA FIFO has room for at least 3 more cells. 11—The TxClAv line will be asserted only if the UTOPIA FIFO can accept at least 3 more cells.

# 2.6 Microprocessor Interface

The microprocessor interface transfers control and status information in 8-bit data transfers between the external microprocessor and CX28250 by means of write and/or read access to internal registers. This interface allows the microprocessor to configure the CX28250 by writing various control registers. These control registers can also be read for configuration confirmation. This interface also provides the ability to read the device's current condition via its status registers and counters. Summary status is available for rapid interrupt identification.

The microprocessor interface has two primary modes of operation: an asynchronous, SRAM-like interface and a synchronous interface. The MSyncMode pin determines which mode is active.

For the asynchronous interface, the microprocessor interface pins are defined as follows: MAcsSel, MCs\*, MRd\*, MWr\*, MInt\*, MRdy, MAddr, MData. In this mode, the MRd\* and MWr\* strobes direct the data transfers. The asynchronous interface has two secondary operating modes: a high-performance access mode and a low-power access mode. The MAcsSel pin determines which access mode is active. These modes allow for trade-offs between speed and power required for various applications.

For the synchronous interface, the microprocessor interface pins are defined as follows: MClk, MCs\*, MW/R\*, MAs\*, MInt\*, MAddr, MData. In this mode, the timing of these signals is synchronized to MClk, which is intended to be directly driven by the external microprocessor. The synchronous interface is compatible with the Bt8230 and Bt8233 SAR devices, providing no-wait-state operation.

# 2.6.1 Microprocessor Clock

Two pins determine the behavior of the micro interface clock circuits: MClk (pin L3) and MsyncMode (pin M1).

- MClk-MAcsSel: This is a dual mode pin. If the device is configured for synchronous operation this is the clock input for the microprocessor interface. See the timing diagrams in Chapter 5.0.
- MSyncMode selects either the synchronous mode or the asynchronous mode. When tied high the async mode is selected; this is used mainly for Mindspeed SARs. When tied low, it configures the device for the async mode as used by most general purpose processors.

When using the asynchronous mode, this pin selects either the high speed access or low power access. In either case, the microprocessor clock is internally derived from the LPLLClk input. When tied high, for high speed access, the internal clock samples the microprocessor inputs at an 80 ns rate. When tied low, for low power, the internal clock samples the inputs at 130 ns.

2.6 Microprocessor Interface

#### 2.6.2 Status and Control

Several registers provide status and control information to the microprocessor. Status information includes interrupts, counters, and generic functional status. Control information includes configuration and real-time control, according to the specific function of each control register. There are two types of status input: live and latched. Live status provides the current status of the device. Latched status is used for rapidly changing states to capture information until it can be read.

This device contains general purpose status and control functions, such as a master reset, output status, and device part number and revision. The software-controlled Master Reset, GEN register (0x00) bit 0, restarts all device functions and sets the control and status registers to their default values. The OUTSTAT register (0x02) provides a means for controlling external devices via the OutStat pins (1-5 and 126-128). It is enabled by setting the StatPinMode (bit 2) of the GEN register (0x00). The VER register (0x03) uniquely identifies the device and revision level.

#### 2.6.3 Counters

The CX28250 counters record events within the device. There are two types of events: error events, such as Section BIP errors, and transmission events, such as transmitted ATM cells.

Counters which are comprised of more than one register must be accessed by reading the least significant byte first. This guarantees that the value contained in each component register accurately reflects the composite counter value at the time the least significant byte was read since the counter may be updated while the component registers are being read.

Each counter is large enough to accommodate the maximum number of events that may occur within a one-second interval. The counters are cleared after being read. Therefore, if the counters are read every second, the application receives an accurate recording of all event occurrences.

2.6 Microprocessor Interface

### 2.6.4 One-second Latching

Mindspeed's implementation of one-second latching ensures the integrity of the statistics being gathered by the network management software. Internal statistics counters can be latched at one-second intervals, which are synchronized to the OneSecIn pin. Therefore, the data read from the statistic counters represents the same "one second" of real-time data, independent of network management software timing.

The CX28250 implements one-second latching for both status signals and counter values. When the EnStatLat bit (5) in the GEN register (0x00) is written to a logic 1, a read from any of the status registers returns the state of the device at the time of the previous OneSecIn pin assertion. When the EnCntrLat bit (4) in the GEN register (0x00) is written to a logic 1, a read from any of the counters returns the state of the device at the time of the previous OneSecIn pin assertion. Thus the counters are updated once per second.

The OneSecIn pin is intended to be asserted at one-second intervals. This can be achieved by connecting the OneSecIn pin to the OneSecOut pin. The OneSecOut signal is derived from the 8kHzIn pin. This signal is asserted for one 8kHzIn clock period, every 8,000 8kHzIn periods. If 8kHzIn is being driven by an 8 kHz clock, the OneSecOut signal is asserted every second.

**NOTE:** When latching is disabled and a counter is wider than one byte, the LSB should be read first which retains the values of the other bytes for a subsequent read.

2.6 Microprocessor Interface

### 2.6.5 Interrupts

The CX28250's interrupt indications can be classified as either single-event or dual-event. A single-event interrupt is triggered by a status assertion. A dual-event interrupt is triggered by either a status assertion or deassertion. Both types of interrupts are further described in the following examples.

Single-event interrupt: When a parity error occurs on the UTOPIA transmit data bus, an interrupt is generated on ParErrInt, bit 7 in the TXCELLINT register (0x40). This bit is cleared when read.

Dual-event interrupt: When LOCD occurs, LOCDInt, bit 7 of the corresponding RXCELLINT register (0x41) is set to 1. This bit is cleared when the register is read. Once cell delineation is recovered, bit 7 is set to 1 again, generating another interrupt.

All interrupt bits have a corresponding enable bit. This allows software to disable or mask interrupts as required.

# 2.6.5.1 Interrupt Routing

The CX28250 uses two levels of interrupt indications. The first level consists of section, line, path, APS, receive, and transmit interrupt indications. The second level summarizes first-level interrupts and indicates one-second interrupts.


The first level interrupt indications are located in registers SECINT, LININT, PTHINT, APSINT, TXCELLINT, and RXCELLINT. Each interrupt bit in these registers can be disabled in the corresponding ENSEC, ENLIN, ENPTH, ENAPS, ENCELLT, or ENCELLR registers, respectively. The result is then ORed into the appropriate bit in the SUMINT register.

The second level consists of summary interrupt indications, located in the SUMINT register. It also includes the OneSecInt indications. Each interrupt bit in these registers can be disabled in the corresponding ENSUMINT register. The result is ORed to the MInt\* pin. The MInt\* pin can be enabled or disabled by setting the EnIntPin (bit 6) in the GEN register (0x00).

#### 2.6 Microprocessor Interface

Figure 2-13 illustrates the registers involved in the interrupt generation process.


Figure 2-13. Interrupt Indication Diagram



2.6 Microprocessor Interface

Figure 2-14 illustrates the alarms which can cause the Line Fail or the Path Fail output to be asserted.

Figure 2-14. Line and Path Fail Indication Diagram



2.6 Microprocessor Interface

#### 2.6.5.2 Interrupt Suppression During Error Conditions

A single, high level error condition can generate numerous false interrupts. For example, an LOF error can generate almost all ATM related errors, HEC errors, LOCD, etc. To simplify software interrupt routines, the CX28250 automatically suppresses lower level interrupts when the errors shown in Table 2-19 occur.

**Table 2-19. Interrupt Suppression during Error Conditions** (1 of 2)

	Intowweto					Supp	ressed du	ring:			
	Interrupts	LOS	LOF	00F	AIS-L	AIS-P	LOP-P	RDI-P	RDI-L	Uneq-P	LOCD(2)
	B1Err	3	3(2)	3							
	SecTrace	3	3(2)	3(3)							
	K1K2	3	3		3				3(3)		
	AIS-L	3	3								
	REI-L	3	3	3(2)	3				3		
	RDI-L	3	3		3						
	B2Err	3	3	3(2)	3						
	S1	3	3		3						
eq	Z2	3	3		3						
Interrupts Suppressed	PSBF	3	3		3						
Supp	SigFail-L	3	3		3						
upts	SigDeg-L	3	3		3						
ıterrı	AIS-P	3	3		3		3 <sup>(3)</sup>				
=	LOP-P	3	3		3	3 <sup>(2)</sup>					
	RDI-P	3	3		3	3	3				
	B3Err	3	3	3 <sup>(2)</sup>	3	3	3			3	
	SigFail-P	3	3		3	3	3			3	
	SigDeg-P	3	3		3	3	3			3	
	REI-P	3	3	3(2)	3	3	3	3(1)		3	
	PLM-P	3	3		3	3	3				
	Uneq-P	3	3		3	3	3				
	PthTrace	3	3		3	3	3				
pes	B1 BIP	3	3(2)	3							
Counters Suppressed	B2 BIP	3	3		3						
Supl	Line REI	3	3		3				3		
iters	B3 BIP	3	3		3	3	3			3	
Coun	Path REI	3	3		3	3	3	3(1)		3	

2.6 Microprocessor Interface

**Table 2-19. Interrupt Suppression during Error Conditions** (2 of 2)

	Interrupts	Suppressed during:									
		LOS	LOF	00F	AIS-L	AIS-P	LOP-P	RDI-P	RDI-L	Uneq-P	LOCD <sup>(2)</sup>
<u> </u>	LOCD	3	3	3	3	3	3			3	
only)	HECDet										3
eation version	HECCorr										3
Delineation e -26 versio	CellRcvd										3
= ₽	IdleRcvd										3
Ce (Valid for	NonMatch										3
	NonZerGFC										3

#### NOTE(S):

- (1) Suppressed when RDI-P equals 110 or 101.
- (2) This is not suppressed in the CX28250-23 version.
- (3) This is not suppressed in the CX28250-26 version.

# 2.6.5.3 Interrupt Servicing

When an interrupt occurs on the MInt\* pin, it could have been generated by any of 35 events. The CX28250's interrupt indication process ensures that a maximum of two register reads are necessary to determine the source of an interrupt. The interrupt is traced back to its source using the following steps:

- 1. Read the SUMINT register to see which bit(s) shows an interrupt.
  - Bit 0, TxCellInt, reflects activity in the TXCELLINT register.
  - Bit 1, RxCellInt, reflects activity in the RXCELLINT register.
  - Bit 2, APSInt, reflects activity in the APSINT register.
  - Bit 3 is reserved.
  - Bit 4, OneSecInt, indicates a one-second interrupt.
  - Bit 5, PthInt, reflects activity in the PTHINT register.
  - Bit 6, LinInt, reflects activity in the LININT register.
  - Bit 7, SecInt, reflects activity in the SECINT register.
- **2.** If necessary, read the appropriate TXCELLINT, RXCELLINT, APSINT, PTHINT, LININT, or SECINT register.

All Level 1 bits are cleared when the register is read. Once the register is read, ALL bits in that register are reset to their default values. Therefore, interrupt service routines must be designed to handle multiple interrupts in the same registers. In Level 2, OneSecInt is cleared when the register is read. However, the summary bits are cleared only when the corresponding Level 1 register is read and cleared.

# 2.7 Loopback Modes


Loopbacks are diagnostic tools that verify the data path. The CX28250 has three loopback modes: Line Loopback and UTOPIA Loopback, which check the line between a remote device and the PHY, and Source Loopback, which checks that the host (the ATM layer) is communicating with the PHY. Line Loopback is illustrated in Figure 2-15, UTOPIA Loopback is illustrated in Figure 2-16, and Source Loopback is illustrated in Figure 2-17.

# 2.7.1 Line Loopback

Line loopback is enabled or disabled by bit 1 of the CLKREC register (0x01). When Line Loopback is enabled, all incoming data on the Receive Line Interface is retransmitted out the Transmit Line Interface. The received data is also passed through the PHY's normal path to be output on the UTOPIA interface.

In this mode, the incoming signal is processed by the receive block and the data is output on the UTOPIA bus. However, the receive PECL inputs are directly connected to the Transmit PECL outputs and the internal transmit block is disabled. Thus, there is no processing performed in the transmit direction. The CX28250 simply retransmits whatever signal is received.

Figure 2-15. Near-end Line Loopback Diagram




2.7 Loopback Modes

# 2.7.2 UTOPIA Loopback

UTOPIA loopback is enabled or disabled by bit 0 of the CLKREC register (0x01). When UTOPIA loopback is enabled, all received cells in the UTOPIA FIFO are passed to the transmit FIFO for transmission on the Transmit Line Interface. The receive UTOPIA bus is placed in a high-impedance state.

Figure 2-16. UTOPIA Loopback Diagram




2.7 Loopback Modes

# 2.7.3 Source Loopback

Source loopback is enabled and disabled by bit 2 the CLKREC register (0x01). When source loopback is enabled, all data transmitted by the CX28250 is also looped back through the Receive Line Interface. Data from the PMD is ignored.

Figure 2-17. Source Loopback Diagram



# 3.0 Applications

This chapter provides details of the CX28250 reference design. The CX28250-CX28236 Evaluation Module (EVM) is an ATM over SONET Network Interface Card reference design. The main components of the design are the CX28250 (ATM-PHY) and the CX28236 (ATM-SAR) from Mindspeed. Figure 3-1 shows the interface between the CX28250 and the CX28236. The CX28236 has a PCI interface that allows the host to control the device. Control for the CX28250 is provided through the PHY interface of the CX28236 and does not require glue logic. Figure 3-5 shows the EVM block diagram. The board layout, schematics, and parts list are available for Mindspeed customers. A complete built and tested CX28250-CX28236 Evaluation Module (EVM) is also available. Sample source code for the CX28250 and the CX28236 can be obtained from Mindspeed.

Customers can quickly become familiar with the CX28250 by using the CX28250-CX28236 EVM. The board plugs into a standard PCI interface slot. The board utilizes the VxWorks Embedded Operating System. Other embedded operating systems can be used. Details on porting the Mindspeed drivers are documented in the CX28297 *ATM PHY Device Driver Software Programming Guide*.

- SONET Automatic Protection Switching (APS) can also be evaluated and tested by utilizing two CX28250-CX28236 EVMs in one PCI chassis.
   Mindspeed has the APS software stack as well as software for the CX28236 SAR and the CX28250 to allow customers to demonstrate this configuration easily.
- The resources provided by Mindspeed allow customers to achieve a fast time to market. Customers can design and build systems quickly that require only minor customization, verification, and compliance testing prior to OEM production.


For more information on the CX28250-CX28236 EVM please contact your local sales person.

# 3.1 System Application

Figure 3-1 illustrates how the CX28250 (ATM-PHY) and the CX28236 (ATM-SAR) from Mindspeed interconnect.

ATM Physical Interface (PHY) Devices 3.1 System Application

Figure 3-1. CX28250 and CX28236 SAR Application Diagram



#### NOTE(S):

- (1) Can be driven by external circuitry to extend cycles.
- (2) Can be used by external circuitry.
- (3) A pulldown resistor is required on UTxClav, URxClav, URxSOC, and URXPrty to ensure correct startup of the CX28236 UTOPIA interface.

3.2 Board Layout

# 3.2 Board Layout

Mindspeed has completed jitter testing of the CX28250-23 OC-3/STM1 PHY device and verified that it meets all jitter requirements of Bellcore GR-253-CORE while passing bi-directional traffic at the full line rate.

A partial schematic of the board used by Mindspeed is shown in Figure 3-2 and the layout is shown in Figure 3-3 (the full schematic is available online; contact your Field Engineer for details). Complete board layout files, including Gerber plots, are also available online. The external filter networks and analog power warrant special attention.


## 3.2.1 Analog Power

During testing it was found that under normal conditions the device meets all jitter specifications with significant margin. However, increasing the noise level on the 3.3 volt supply will eventually impact the intrinsic jitter, especially if the noise is low frequency, (100 kHz range), non-periodic pulses. The designer has the following options:

- Ensure that their board is electrically quiet. In general, 50-75 mV of white noise will not affect jitter generation.
- Install passive filters on the analog power pins. Unfortunately, due to the low frequencies involved, the inductors required need be in the 2-3 mH range. These are quite large and expensive.
- Provide a separate 3.3 volt regulator for the analog supply pins. This is the approach taken by Mindspeed. These devices are relatively inexpensive and take very little board space. The current requirement is only 150 mA.

**Recommended Layout:** Use the layout of the separate regulator as shown in Figure 3-4. Lay the board out such that the regulator can be bypassed by a  $0~\Omega$  resistor. The regulator can then be omitted, ("no stuff"), in production if not needed.

Figure 3-2. Schematic Detail of Analog Components



500035 052

3.2 Board Layout

Figure 3-3. Tx and Rx Filter Layout





Figure 3-4. Analog Power Supply Connections (top view)





3.3 The CX28250/CX28236 Network Interface Card Reference Design


# 3.3 The CX28250/CX28236 Network Interface Card Reference Design


Figure 3-5 shows the block diagram of the CX28236 SAR connected to the CX28250. Schematics illustrating this connection in more detail are presented on the following pages.


Figure 3-5. CX28250/CX28236 EVM Block Diagram














# 4.0 Registers

The CX28250 registers are used to control and observe the device's operations. A complete list of these registers are presented in Table 4-1. Table 4-2 through Table 4-9 list the registers according to type. All registers are 8 bits wide. All control registers can be read to verify contents.

**NOTE:** Control bits that do not have a defined function are reserved and must be written to zero.

**Table 4-1. Control and Status Registers** (1 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x00	GEN	R/W	_	General Control Register	Page 27
0x01	CLKREC	R/W	_	Clock Recovery Control Register	Page 19
0x02	OUTSTAT	R/W	_	Output Pin Control Register	Page 34
0x03	VERSION	R	_	Part Number/Version Status Register	Page 67
0x04	CGEN	R/W	_	Cell Generation Control Register	Page 18
0x05	IDLPAY	R/W	_	Transmit Idle Cell Payload Control Register	Page 30
0x06	ERRINS	R/W <sup>(1)</sup>	_	Error Insertion Control Register	Page 25
0x07	ERRPAT	R/W	_	Error Pattern Control Register	Page 26
0x08	CVAL	R/W	_	Cell Validation Control Register	Page 20
0x09	APSTHRESH	R/W	_	APS Threshold Control Register	Page 13
0x0A	UTOP1	R/W	_	UTOPIA Control Register 1	Page 66
0x0B	UTOP2	R/W	_	UTOPIA Control Register 2	Page 67
0x0C	TXSEC	R/W	_	Transmit Section Overhead Control Register	Page 63
0x0D	TXLIN	R/W	_	Transmit Line Overhead Control Register	Page 61
0x0E	TXPTH	R/W	_	Transmit Path Overhead Control Register	Page 62
0x0F	_	_	_	Unused	_
0x10	TXK1	R/W	_	Transmit K1 Overhead Control Register	Page 60
0x11	TXK2	R/W	_	Transmit K2 Overhead Control Register	Page 60
0x12	TXS1	R/W	_	Transmit S1 Overhead Status Register	Page 63

**Table 4-1. Control and Status Registers** (2 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x13	TXC2	R/W	_	Transmit C2 Overhead Control Register	Page 53
0x14	RXK1	R	_	Receive K1 Overhead Status Register	Page 44
0x15	RXK2	R	_	Receive K2 Overhead Status Register	Page 45
0x16	RXS1	R	_	Receive S1 Overhead Status Register	Page 49
0x17	_	_	_	Unused	_
0x18	RXC2	R	_	Receive C2 Overhead Status Register	Page 37
0x19	RXG1	R	_	Receive G1 Overhead Status Register	Page 40
0x1A	RXZ01	R	_	Receive Section ZO <sub>1</sub> Overhead Register	Page 50
0x1B	RXZ02	R	_	Receive Section ZO <sub>2</sub> Overhead Register	Page 51
0x1C	TXHDR1	R/W	_	Transmit Cell Header Control Register 1	Page 56
0x1D	TXHDR2	R/W	_	Transmit Cell Header Control Register 2	Page 56
0x1E	TXHDR3	R/W	_	Transmit Cell Header Control Register 3	Page 57
0x1F	TXHDR4	R/W	_	Transmit Cell Header Control Register 4	Page 57
0x20	TXIDL1	R/W	_	Transmit Idle Cell Header Control Register 1	Page 58
0x21	TXIDL2	R/W	_	Transmit Idle Cell Header Control Register 2	Page 58
0x22	TXIDL3	R/W	_	Transmit Idle Cell Header Control Register 3	Page 59
0x23	TXIDL4	R/W	_	Transmit Idle Cell Header Control Register 4	Page 59
0x24	RXHDR1	R/W	_	Receive Cell Header Control Register 1	Page 40
0x25	RXHDR2	R/W	_	Receive Cell Header Control Register 2	Page 41
0x26	RXHDR3	R/W	_	Receive Cell Header Control Register 3	Page 41
0x27	RXHDR4	R/W	_	Receive Cell Header Control Register 4	Page 42
0x28	RXMSK1	R/W	_	Receive Cell Mask Control Register 1	Page 46
0x29	RXMSK2	R/W	_	Receive Cell Mask Control Register 2	Page 46
0x2A	RXMSK3	R/W	_	Receive Cell Mask Control Register 3	Page 47
0x2B	RXMSK4	R/W	_	Receive Cell Mask Control Register 4	Page 47
0x2C	RXIDL1	R/W	_	Receive Idle Cell Header Control Register 1	Page 42
0x2D	RXIDL2	R/W	_	Receive Idle Cell Header Control Register 2	Page 43
0x2E	RXIDL3	R/W	_	Receive Idle Cell Header Control Register 3	Page 43
0x2F	RXIDL4	R/W	_	Receive Idle Cell Header Control Register 4	Page 44
0x30	IDLMSK1	R/W	_	Receive Idle Cell Mask Control Register 1	Page 28

CX28250 4.0 Registers

**Table 4-1. Control and Status Registers** (3 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x31	IDLMSK2	R/W	_	Receive Idle Cell Mask Control Register 2	Page 28
0x32	IDLMSK3	R/W	_	Receive Idle Cell Mask Control Register 3	Page 29
0x33	IDLMSK4	R/W	_	Receive Idle Cell Mask Control Register 4	Page 29
0x34	ENSUMINT	R/W	_	Summary Interrupt Mask Control Register	Page 25
0x35	ENSEC	R/W	_	Receive Section Interrupt Mask Control Register	Page 24
0x36	ENLIN	R/W	_	Receive Line Interrupt Mask Control Register	Page 23
0x37	ENPTH	R/W	_	Receive Path Interrupt Mask Control Register	Page 24
0x38	ENCELLT	R/W	_	Transmit Cell Interrupt Mask Control Register	Page 22
0x39	ENCELLR	R/W	_	Receive Cell Interrupt Mask Control Register	Page 21
0x3A	ENAPS	R/W	_	APS Interrupt Mask Control Register	Page 21
0x3B	B3THRESH	R/W	_	B3 Threshold Control Register	Page 17
0x3C	SUMINT	R	_	Summary Interrupt Indication Status Register	Page 52
0x3D	SECINT	R	_	Receive Section Interrupt Indication Status Register	Page 51
0x3E	LININT	R	_	Receive Line Interrupt Indication Status Register	Page 32
0x3F	PTHINT	R	_	Receive Path Interrupt Indication Status Register	Page 36
0x40	TXCELLINT	R	_	Transmit Cell Interrupt Indication Status Register	Page 54
0x41	RXCELLINT	R	_	Receive Cell Interrupt Indication Status Register	Page 38
0x42	APSINT	R	_	APS Interrupt Indication Status Register	Page 12
0x43	_	_	_	Unused	_
0x44	_	_	_	Unused	_
0x45	RXSEC	R[7:2] R/W[1:0]	3 <sup>(2)</sup>	Receive Section Overhead Status Register	Page 49
0x46	RXLIN	R[7:2] R/W[1:0]	3(2)	Receive Line Overhead Status Register	Page 45
0x47	RXPTH	R	3 <sup>(2)</sup>	Receive Path Overhead Status Register	Page 48
0x48	TXCELL	R	3 <sup>(2)</sup>	Transmit Cell Status Register	Page 53
0x49	RXCELL	R	3 <sup>(2)</sup>	Receive Cell Status Register	Page 37
0x4A	RXAPS	R	_	Receive APS Status Register	Page 36
0x4B	_	_	_	unused	_
0x4C	LOCDCNT	R	3 <sup>(3)</sup>	LOCD Event Counter	Page 32

Table 4-1. Control and Status Registers (4 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x4D	CORRCNT	R	3(3)	Corrected HEC Error Counter	Page 20
0x4E	UNCCNT	R	3(3)	Uncorrected HEC Error Counter	Page 66
0x4F	OOFCNT	R	3 <sup>(3)</sup>	OOF Event Counter	Page 34
0x50	B2CNTL	R	3 <sup>(3)</sup>	Line BIP Error Counter (low byte)	Page 15
0x51	B2CNTM	R	3(3)	Line BIP Error Counter (mid byte)	Page 15
0x52	B2CNTH	R	3 <sup>(3)</sup>	Line BIP Error Counter (high byte)	Page 14
0x53	_	_	_	Unused	_
0x54	B1CNTL	R	3 <sup>(3)</sup>	Section BIP Error Counter (low byte)	Page 14
0x55	B1CNTH	R	3 <sup>(3)</sup>	Section BIP Error Counter (high byte)	Page 13
0x56	B3CNTL	R	3 <sup>(3)</sup>	Path BIP Error Counter (low byte)	Page 16
0x57	B3CNTH	R	3 <sup>(3)</sup>	Path BIP Error Counter (high byte)	Page 16
0x58	LFCNTL	R	3 <sup>(3)</sup>	Line REI Error Counter (low byte)	Page 31
0x59	LFCNTM	R	3 <sup>(3)</sup>	Line REI Error Counter (mid byte)	Page 31
0x5A	LFCNTH	R	3 <sup>(3)</sup>	Line REI Error Counter (high byte)	Page 30
0x5B	_	_	_	unused	_
0x5C	PFCNTL	R	3(3)	Path REI Error Counter (low byte)	Page 35
0x5D	PFCNTH	R	3 <sup>(3)</sup>	Path REI Error Counter (high byte)	Page 35
0x5E	NONCNTL	R	3 <sup>(3)</sup>	Non-Matching Cell Counter (low byte)	Page 33
0x5F	NONCNTH	R	3 <sup>(3)</sup>	Non-Matching Cell Counter (high byte)	Page 33
0x60	TXCNTL	R	3(3)	Transmitted Cell Counter (low byte)	Page 55
0x61	TXCNTM	R	3(3)	Transmitted Cell Counter (mid byte)	Page 55
0x62	TXCNTH	R	3(3)	Transmitted Cell Counter (high byte)	Page 54
0x63	_	_	_	Unused	_
0x64	RXCNTL	R	3 <sup>(3)</sup>	Received Cell Counter (low byte)	Page 39
0x65	RXCNTM	R	3 <sup>(3)</sup>	Received Cell Counter (mid byte)	Page 39
0x66	RXCNTH	R	3 <sup>(3)</sup>	Received Cell Counter (high byte)	Page 38
0x67	_	_	_	Unused	

CX28250 4.0 Registers

ATM Physical Interface (PHY) Devices

Table 4-1. Control and Status Registers (5 of 5)

Address	Name	Туре	OneSec Latching	Description	Page Number
0x68	TXSECBUF	R/W	_	Transmit Section Trace Circular Buffer	Page 64
0x69	TXPTHBUF	R/W	_	Transmit Path Trace Circular Buffer	Page 62
0x6A	RXSECBUF	R/W	_	Receive Section Trace Circular Buffer	Page 50
0x6B	RXPTHBUF	R/W	_	Receive Path Trace Circular Buffer	Page 48
0x6C	TXZ01	R/W	_	Transmit Section ZO <sub>1</sub> Overhead Control Register	Page 64
0x6D	TXZ02	R/W	_	Transmit Section ZO <sub>2</sub> Overhead Control Register	Page 65
0x6E	EnLFOut	R/W	_	Enable Line Fail Output	Page 22
0x6F	EnPFOut	R/W	_	Enable Path Fail Output	Page 23
0x70-0x071	CDR Test	R	_	Reserved—do not write	Page 17
0x72	InLk		_	In Lock Coefficient Register	Page 30
0x73	OutLk		_	Out of Lock Coefficient Register	Page 34
0x74	UDF2	R/W	_	UDF2 Overwrite Control Register	Page 65
0x75-0x7F	_	_	_	Unused	_

#### NOTE(S):

Table 4-2. General Use Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x00	GEN	R/W	_	General Control Register	Page 27
0x02	OUTSTAT	R/W	_	Output Pin Control Register	Page 34
0x03	VERSION	R	_	Part Number/Version Status Register	Page 67

<sup>(1)</sup> These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes precedence over a simultaneous write operation to this register.

<sup>(2)</sup> Enabled by setting EnStatLat in the General Control register (0x00), bit 5 to a logic 1.

<sup>(3)</sup> Enabled by setting EnCntrLat in General Control register (0x00), bit 4 to a logic 1.

**4.0 Registers** CX28250

Table 4-3. Cell Transmit Control Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x04	CGEN	R/W	_	Cell Generation Control Register	Page 18
0x05	IDLPAY	R/W	_	Transmit Idle Cell Payload Control Register	Page 30
0x1C	TXHDR1	R/W	_	Transmit Cell Header Control Register 1	Page 56
0x1D	TXHDR2	R/W	_	Transmit Cell Header Control Register 2	Page 56
0x1E	TXHDR3	R/W	_	Transmit Cell Header Control Register 3	Page 57
0x20	TXIDL1	R/W	_	Transmit Idle Cell Header Control Register 1	Page 58
0x21	TXIDL2	R/W	_	Transmit Idle Cell Header Control Register 2	Page 58
0x22	TXIDL3	R/W	_	Transmit Idle Cell Header Control Register 3	Page 59
0x23	TXIDL4	R/W	_	Transmit Idle Cell Header Control Register 4	Page 59

CX28250 4.0 Registers

Table 4-4. Cell Receive Control Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x08	CVAL	R/W	_	Cell Validation Control Register	Page 20
0x24	RXHDR1	R/W	_	Receive Cell Header Control Register 1	Page 40
0x25	RXHDR2	R/W	_	Receive Cell Header Control Register 2	Page 41
0x26	RXHDR3	R/W	_	Receive Cell Header Control Register 3	Page 41
0x27	RXHDR4	R/W	_	Receive Cell Header Control Register 4	Page 42
0x28	RXMSK1	R/W	_	Receive Cell Mask Control Register 1	Page 46
0x29	RXMSK2	R/W	_	Receive Cell Mask Control Register 2	Page 46
0x2A	RXMSK3	R/W	_	Receive Cell Mask Control Register 3	Page 47
0x2B	RXMSK4	R/W	_	Receive Cell Mask Control Register 4	Page 47
0x2C	RXIDL1	R/W	_	Receive Idle Cell Header Control Register 1	Page 42
0x2D	RXIDL2	R/W	_	Receive Idle Cell Header Control Register 2	Page 43
0x2E	RXIDL3	R/W	_	Receive Idle Cell Header Control Register 3	Page 43
0x2F	RXIDL4	R/W	_	Receive Idle Cell Header Control Register 4	Page 44
0x30	IDLMSK1	R/W	_	Receive Idle Cell Mask Control Register 1	Page 28
0x31	IDLMSK2	R/W	_	Receive Idle Cell Mask Control Register 2	Page 28
0x32	IDLMSK3	R/W	_	Receive Idle Cell Mask Control Register 3	Page 29
0x33	IDLMSK4	R/W	_	Receive Idle Cell Mask Control Register 4	Page 29

Table 4-5. UTOPIA Control Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x0A	UTOP1	R/W	_	UTOPIA Control Register 1	Page 66
0x0B	UTOP2	R/W	_	UTOPIA Control Register 2	Page 67
0x74	UDF2	R/W	_	User Defined Field 2	Page 65

**4.0 Registers** CX28250

Table 4-6. SONET Overhead Transmit Control Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x06	ERRINS	R/W <sup>(1)</sup>	_	Error Insertion Control Register	Page 25
0x07	ERRPAT	R/W	_	Error Pattern Control Register	Page 26
0x0C	TXSEC	R/W	_	Transmit Section Overhead Control Register	Page 63
0x0D	TXLIN	R/W	_	Transmit Line Overhead Control Register	Page 61
0x0E	ТХРТН	R/W	_	Transmit Path Overhead Control Register	Page 62
0x10	TXK1	R/W	_	Transmit K1 Overhead Control Register	Page 60
0x11	TXK2	R/W	_	Transmit K2 Overhead Control Register	Page 60
0x12	TXS1	R/W	_	Transmit S1 Overhead Status Register	Page 63
0x13	TXC2	R/W	_	Transmit C2 Overhead Control Register	Page 53
0x68	TXSECBUF	R/W	_	Transmit Section Trace Circular Buffer	Page 64
0x69	TXPTHBUF	R/W	_	Transmit Path Trace Circular Buffer	Page 62

CX28250 4.0 Registers

Table 4-7. SONET Overhead Receive Control Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x09	APSTHRESH	R/W		APS Threshold Control Register	Page 13
0x14	RXK1	R	_	Receive K1 Overhead Status Register	Page 44
0x15	RXK2	R	_	Receive K2 Overhead Status Register	Page 45
0x16	RXS1	R	_	Receive S1 Overhead Status Register	Page 49
0x18	RXC2	R	_	Receive C2 Overhead Status Register	Page 37
0x19	RXG1	R	_	Receive G1 Overhead Status Register	Page 40
0x1A	RXZ01	R	_	Receive Section Z0 <sub>1</sub> Overhead Register	Page 50
0x1B	RXZ02	R	_	Receive Section ZO <sub>2</sub> Overhead Register	Page 51
0x6A	RXSECBUF	R/W	_	Receive Section Trace Circular Buffer	Page 50
0x6B	RXPTHBUF	R/W	_	Receive Path Trace Circular Buffer	Page 48
0x6C	TXZ01	R/W	_	Transmit Section ZO <sub>1</sub> Overhead Control Register	Page 64
0x6D	TXZ02	R/W	_	Transmit Section ZO <sub>2</sub> Overhead Control Register	Page 65
0x6E	EnLFOut	R/W	_	Enable Line Fail Output	Page 22
0x6F	EnPFOut	R/W	_	Enable Path Fail Output	Page 23

4.0 Registers CX28250

Table 4-8. Status and Interrupt Registers

Address	Name	Туре	OneSec Latching	Description	Page Number
0x34	ENSUMINT	R/W	_	Summary Interrupt Mask Control Register	Page 25
0x35	ENSEC	R/W	_	Receive Section Interrupt Mask Control Register	Page 24
0x36	ENLIN	R/W	_	Receive Line Interrupt Mask Control Register	Page 23
0x37	ENPTH	R/W	_	Receive Path Interrupt Mask Control Register	Page 24
0x38	ENCELLT	R/W	_	Transmit Cell Interrupt Mask Control Register	Page 22
0x39	ENCELLR	R/W	_	Receive Cell Interrupt Mask Control Register	Page 21
0x3A	ENAPS	R/W	_	APS Interrupt Mask Control Register	Page 21
0x3C	SUMINT	R	_	Summary Interrupt Indication Status Register	Page 52
0x3D	SECINT	R	_	Receive Section Interrupt Indication Status Register	Page 51
0x3E	LININT	R	_	Receive Line Interrupt Indication Status Register	Page 32
0x3F	PTHINT	R	_	Receive Path Interrupt Indication Status Register	Page 36
0x40	TXCELLINT	R	_	Transmit Cell Interrupt Indication Status Register	Page 54
0x41	RXCELLINT	R	_	Receive Cell Interrupt Indication Status Register	Page 38
0x42	APSINT	R	_	APS Interrupt Indication Status Register	Page 12
0x45	RXSEC	R[7:2] R/W[1:0]	3 <sup>(1)</sup>	Receive Section Overhead Status Register	Page 49
0x46	RXLIN	R[7:2] R/W[1:0]	3 <sup>(1)</sup>	Receive Line Overhead Status Register	Page 45
0x47	RXPTH	R	3 <sup>(1)</sup>	Receive Path Overhead Status Register	Page 48
0x48	TXCELL	R	3 <sup>(1)</sup>	Transmit Cell Status Register	Page 53
0x49	RXCELL	R	3 <sup>(1)</sup>	Receive Cell Status Register	Page 37
0x4A	RXAPS	R	_	Receive APS Status Register	Page 36

**NOTE(S):** (1) Enabled by setting EnStatLat in the General Control register (0x00), bit 5 to a logic 1.

CX28250 4.0 Registers

ATM Physical Interface (PHY) Devices

Table 4-9. Counters

Address	Name	Туре	OneSec Latching	Description	Page Number
0x4C	LOCDCNT	R	3 <sup>(2)</sup>	LOCD Event Counter	Page 32
0x4D	CORRCNT	R	3 <sup>(2)</sup>	Corrected HEC Error Counter	Page 20
0x4E	UNCCNT	R	3 <sup>(2)</sup>	Uncorrected HEC Error Counter	Page 66
0x4F	OOFCNT	R	3 <sup>(2)</sup>	OOF Event Counter	Page 34
0x50	B2CNTL	R	3 <sup>(2)</sup>	Line BIP Error Counter (low byte)	Page 15
0x51	B2CNTM	R	3 <sup>(2)</sup>	Line BIP Error Counter (mid byte)	Page 15
0x52	B2CNTH	R	3 <sup>(2)</sup>	Line BIP Error Counter (high byte)	Page 14
0x54	B1CNTL	R	3 <sup>(2)</sup>	Section BIP Error Counter (low byte)	Page 14
0x55	B1CNTH	R	3 <sup>(2)</sup>	Section BIP Error Counter (high byte)	Page 13
0x56	B3CNTL	R	3 <sup>(2)</sup>	Path BIP Error Counter (low byte)	Page 16
0x57	B3CNTH	R	3 <sup>(2)</sup>	Path BIP Error Counter (high byte)	Page 16
0x58	LFCNTL	R	3 <sup>(2)</sup>	Line REI Error Counter (low byte)	Page 31
0x59	LFCNTM	R	3 <sup>(2)</sup>	Line REI Error Counter (mid byte)	Page 31
0x5A	LFCNTH	R	3 <sup>(2)</sup>	Line REI Error Counter (high byte)	Page 30
0x5C	PFCNTL	R	3 <sup>(2)</sup>	Path REI Error Counter (low byte)	Page 35
0x5D	PFCNTH	R	3 <sup>(2)</sup>	Path REI Error Counter (high byte)	Page 35
0x5E	NONCNTL	R	3 <sup>(2)</sup>	Non-Matching Cell Counter (low byte)	Page 33
0x5F	NONCNTH	R	3 <sup>(2)</sup>	Non-Matching Cell Counter (high byte)	Page 33
0x60	TXCNTL	R	3 <sup>(2)</sup>	Transmitted Cell Counter (low byte)	Page 55
0x61	TXCNTM	R	3 <sup>(2)</sup>	Transmitted Cell Counter (mid byte)	Page 55
0x62	TXCNTH	R	3 <sup>(2)</sup>	Transmitted Cell Counter (high byte)	Page 54
0x64	RXCNTL	R	3 <sup>(2)</sup>	Received Cell Counter (low byte)	Page 39
0x65	RXCNTM	R	3 <sup>(2)</sup>	Received Cell Counter (mid byte)	Page 39
0x66	RXCNTH	R	3 <sup>(2)</sup>	Received Cell Counter (high byte)	Page 38

#### NOTE(S).

<sup>(1)</sup> These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes precedence over a simultaneous write operation to this register.

<sup>(2)</sup> Enabled by setting EnCntrLat in General Control register (0x00), bit 4 to a logic 1.

This section describes the registers.

# 0x42—APSINT (APS Interrupt Indication Status Register)

The APSINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	х	PSBFInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Protection Switching Byte Failure (PSBF) alarm interrupt has occurred.
3	0	B3FailInt	When a logic 1 is read, this bit indicates that the B3 error count exceeded the programmed threshold. This bit is only valid for the CX28250-26 and above.
2	0	B3DegradeInt	When a logic 1 is read, this bit indicates that the B3 error count exceeded the programmed threshold. This bit is only valid for the CX28250-26 and above.
1	Х	SigFailInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Signal Fail interrupt has occurred.
0	Х	SigDegradeInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Signal Degrade interrupt has occurred.

NOTE(S):

(1) Dual event—A 0-> 1 and 1-> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

4.1 Registers

### 0x09—APSTHRESH (APS Threshold Control Register)

The APSTHRESH register sets the threshold value for Signal Fail and Signal Degrade Alarm generation. Bits 7–4 are the signal fail threshold exponent (default =  $10^{-3}$ ) and bits 3–0 are the signal degrade threshold exponent (default =  $10^{-6}$ ).

Bit	Default	Name	Description
7	0	SFThresh[3]	Threshold exponent value for setting signal fail status—Bit 3 (MSB)
6	0	SFThresh[2]	Threshold exponent value for setting signal fail status—Bit 2
5	1	SFThresh[1]	Threshold exponent value for setting signal fail status—Bit 1
4	1	SFThresh[0]	Threshold exponent value for setting signal fail status—Bit 0 (LSB)
3	0	SDThresh[3]	Threshold exponent value for setting signal degrade status—Bit 3 (MSB)
2	1	SDThresh[2]	Threshold exponent value for setting signal degrade status—Bit 2
1	1	SDThresh[1]	Threshold exponent value for setting signal degrade status—Bit 1
0	0	SDThresh[0]	Threshold exponent value for setting signal degrade status—Bit 0 (LSB)

### 0x55—B1CNTH (Section BIP Error Counter [High Byte])

The B1CNTH counter tracks the number of Section BIP errors.

Bit	Default	Name	Description
7	х	B1Cnt[15]	Section BIP Error counter bit 15 (MSB).
6	х	B1Cnt[14]	Section BIP Error counter bit 14.
5	х	B1Cnt[13]	Section BIP Error counter bit 13.
4	х	B1Cnt[12]	Section BIP Error counter bit 12.
3	х	B1Cnt[11]	Section BIP Error counter bit 11.
2	х	B1Cnt[10]	Section BIP Error counter bit 10.
1	х	B1Cnt[9]	Section BIP Error counter bit 9.
0	х	B1Cnt[8]	Section BIP Error counter bit 8.

### 4.1 Registers

# **0x54—B1CNTL** (Section BIP Error Counter [Low Byte])

The B1CNTL counter tracks the number of Section BIP errors.

Bit	Default	Name	Description
7	х	B1Cnt[7]	Section BIP Error counter bit 7.
6	х	B1Cnt[6]	Section BIP Error counter bit 6.
5	х	B1Cnt[5]	Section BIP Error counter bit 5.
4	х	B1Cnt[4]	Section BIP Error counter bit 4.
3	х	B1Cnt[3]	Section BIP Error counter bit 3.
2	х	B1Cnt[2]	Section BIP Error counter bit 2.
1	х	B1Cnt[1]	Section BIP Error counter bit 1.
0	х	B1Cnt[0]	Section BIP Error counter bit 0 (LSB).

### 0x52—B2CNTH (Line BIP Error Counter [High Byte])

The B2CNTH counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	0	_	Reserved, set to 0.
3	0	_	Reserved, set to 0.
2	0	_	Reserved, set to 0.
1	Х	B2Cnt[17]	Line BIP Error counter bit 17 (MSB).
0	Х	B2Cnt[16]	Line BIP Error counter bit 16.

4.1 Registers

# 0x50—B2CNTL (Line BIP Error Counter [Low Byte])

The B2CNTL counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7	х	B2Cnt[7]	Line BIP Error counter bit 7.
6	х	B2Cnt[6]	Line BIP Error counter bit 6.
5	х	B2Cnt[5]	Line BIP Error counter bit 5.
4	х	B2Cnt[4]	Line BIP Error counter bit 4.
3	х	B2Cnt[3]	Line BIP Error counter bit 3.
2	х	B2Cnt[2]	Line BIP Error counter bit 2.
1	х	B2Cnt[1]	Line BIP Error counter bit 1.
0	х	B2Cnt[0]	Line BIP Error counter bit 0 (LSB).

# 0x51—B2CNTM (Line BIP Error Counter [Mid Byte])

The B2CNTM counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7	х	B2Cnt[15]	Line BIP Error counter bit 15.
6	х	B2Cnt[14]	Line BIP Error counter bit 14.
5	х	B2Cnt[13]	Line BIP Error counter bit 13.
4	х	B2Cnt[12]	Line BIP Error counter bit 12.
3	х	B2Cnt[11]	Line BIP Error counter bit 11.
2	х	B2Cnt[10]	Line BIP Error counter bit 10.
1	х	B2Cnt[9]	Line BIP Error counter bit 9.
0	х	B2Cnt[8]	Line BIP Error counter bit 8.

# 0x57—B3CNTH (Path BIP Error Counter [High Byte])

The B3CNTH counter tracks the number of Path BIP errors.

Bit	Default	Name	Description
7	х	B3Cnt[15]	Path BIP Error counter bit 15 (MSB).
6	х	B3Cnt[14]	Path BIP Error counter bit 14.
5	х	B3Cnt[13]	Path BIP Error counter bit 13.
4	х	B3Cnt[12]	Path BIP Error counter bit 12.
3	х	B3Cnt[11]	Path BIP Error counter bit 11.
2	х	B3Cnt[10]	Path BIP Error counter bit 10.
1	х	B3Cnt[9]	Path BIP Error counter bit 9.
0	х	B3Cnt[8]	Path BIP Error counter bit 8.

# 0x56—B3CNTL (Path BIP Error Counter [Low Byte])

The B3CNTL counter tracks the number of Path BIP errors.

Bit	Default	Name	Description
7	х	B3Cnt[7]	Path BIP Error counter bit 7.
6	х	B3Cnt[6]	Path BIP Error counter bit 6.
5	х	B3Cnt[5]	Path BIP Error counter bit 5.
4	х	B3Cnt[4]	Path BIP Error counter bit 4.
3	х	B3Cnt[3]	Path BIP Error counter bit 3.
2	х	B3Cnt[2]	Path BIP Error counter bit 2.
1	х	B3Cnt[1]	Path BIP Error counter bit 1.
0	Х	B3Cnt[0]	Path BIP Error counter bit 0 (LSB).

4.1 Registers

### 0x3B—B3THRESH (B3 Threshold Control Register)

This registers sets the control thresholds for the B3 path fail and path degrade interrupts. Bits 7–4 are the signal fail threshold exponent (default =  $10^{-4}$ ) and bits 3–0 are the signal degrade threshold exponent (default =  $10^{-6}$ ).

Bit	Default	Name	Description
7	0	B3Fthresh[3]	Threshold exponent value for setting signal fail status bit 3 (MSB)
6	1	B3Fthresh[2]	Threshold exponent value for setting signal fail status bit 2
5	0	B3Fthresh[1]	Threshold exponent value for setting signal fail status bit 1
4	0	B3Fthresh[0]	Threshold exponent value for setting signal fail status bit 0 (LSB)
3	0	B3Dthresh[3]	Threshold exponent value for setting signal degrade status bit 3 (MSB)
2	1	B3Dthresh[2]	Threshold exponent value for setting signal degrade status bit 2
1	1	B3Dthresh[1]	Threshold exponent value for setting signal degrade status bit 1
0	0	B3Dthresh[0]	Threshold exponent value for setting signal degrade status bit 0 (LSB)

### 0x70-0x71-CDR Test Registers

Reserved Registers: The following locations are reserved for factory test purposes and should not be written to.

Address	Default	Name	Description
0x70	0x03	CDRtest_0	Reserved; do not write to this address
0x71	0xFF	CDRtest_1	Reserved; do not write to this address

# 0x04—CGEN (Cell Generation Control Register)

The CGEN register controls the device's cell generation functions.

Bit	Default	Name	Description
7	0	DisHEC	When written to a logic 1, this bit disables internal generation of the HEC field. When disabled, the HEC field from the UTOPIA interface remains unchanged in the outgoing cell. When written to 0, HEC is internally calculated and inserted in the outgoing cell.
6	1	EnTxCos	When written to a logic 1, this bit enables the Transmitter HEC Coset. When written to 0, the HEC Coset is disabled.
5	1	EnTxCellScr	When written to a logic 1, this bit enables the $x^{43}$ +1 Transmit Cell Scrambler in the cell generator. When written to 0, the Cell Scrambler is disabled.
4	0	InsGFC	When written to a logic 1, this bit inserts a Generic Flow Control (GFC) field in the outgoing header from the TXHDR registers. When written to 0, the GFC field comes from the UTOPIA interface.
3	0	InsVPI	When written to a logic 1, this bit inserts a Virtual Path Identifier (VPI) field in the outgoing header from the TXHDR registers. When written to 0, the VPI field comes from the UTOPIA interface.
2	0	InsVCI	When written to a logic 1, this bit inserts a Virtual Channel Identifier (VCI) field in the outgoing header from the TXHDR registers. When written to 0, the VCI field comes from the UTOPIA interface.
1	0	InsPT	When written to a logic 1, this bit inserts a Payload Type (PT) field in the outgoing header from the TXHDR registers. When written to 0, the PT field comes from the UTOPIA interface.
0	0	InsCLP	When written to a logic 1, this bit inserts a Cell Loss Priority (CLP) bit in the outgoing header from bit 0 in the TXHDR4 register (0x1F). When written to 0, the CLP field comes from the UTOPIA interface.

## 0x01—CLKREC (Clock Recovery Control Register)

The CLKREC register controls the clock recovery and loopback testing capabilities of the device. See Table 4-10 for a list of the valid configuration for the CLKREC register.

Bit	Default	Name	Description
7	0	InvTxClk	When written to a logic 1, this bit inverts the Transmit Clock output on LTxClk0+/
6	0	InvRxClk	This bit selects the type of Receive Clock sampling when using external clock recovery (Bit 5 is written to 1). When written to 1, the receive clock samples data on the falling edge. When written to 0, the receive clock samples data on the rising edge. When Bit 5 is written to 0, the setting of this bit has no effect.
5	0	ExtClkRec	When written to a logic 1, this bit enables External Clock Recovery. When enabled, the internal clock recovery circuit is bypassed. When written to 0, internal clock recovery is used.
4	0	TxClkSel(1)	These bits in combination provide the Transmit Clock Select as follows:  00—TX clock synthesized from external 19.44 MHz input on PLLCIk 01—TX clock synthesized from recovered receive clock (loop timing) 10—TX clock from external 155.52 MHz input on TxClkI+/- 11—Reserved; do not use
3	0	TxClkSel(0)	
2	0	SrcLoop	When written to a logic 1, this bit invokes a source loopback. The receiver clock and data inputs are connected to the transmitter clock and data inputs. See Section 2.7 for more information. When source loopback is enabled, bit 5 of this register must be set to 0.
1	0	LinLoop1	When written to a logic 1, this bit enables Line Loopback 1. When enabled, the received line clock and data inputs are connected to line transmitter outputs. See Section 2.7 for more information.
0	0	LinLoop2	When written to a logic 1, this bit enables Line Loopback 2. When enabled, the received UTOPIA clock and data outputs are connected to UTOPIA transmitter inputs. The UTOPIA bus is placed in a high-impedance state. See Section 2.7 for more information.

Table 4-10. CLKREC Valid Configurations

ExtClkRec	TxClkSel(1)	TxClkSel(0)	SrcLoop	LinLoop 1	LinLoop 2	Description
0	0	0	0	0	0	Normal operation 19.44 MHz Transmit Clock (default)
0	0	1	0	0	0	Normal operation Loop timed
1	Х	Х	0	0	0	External clock recovery mode
0	0	0	1	0	0	Source Loopback
Х	Х	X	0	1	0	Line Loopback 1. See Section 2.7.
Х	Х	Х	0	0	1	Line Loopback 2. See Section 2.7.
1	Х	Х	1	0	0	ILLEGAL—do not use
Х	1	1	Х	Х	Х	ILLEGAL—do not use

**NOTE:** Only one loopback may be selected at a time.

## **0x4D—CORRCNT (Corrected HEC Error Counter)**

The CORRCNT counter tracks the number of corrected HEC errors.

Bit	Default	Name	Description
7	Х	CorrCnt[7]	Corrected HEC Error counter bit 7 (MSB).
6	Х	CorrCnt[6]	Corrected HEC Error counter bit 6.
5	Х	CorrCnt[5]	Corrected HEC Error counter bit 5.
4	Х	CorrCnt[4]	Corrected HEC Error counter bit 4.
3	х	CorrCnt[3]	Corrected HEC Error counter bit 3.
2	Х	CorrCnt[2]	Corrected HEC Error counter bit 2.
1	х	CorrCnt[1]	Corrected HEC Error counter bit 1.
0	х	CorrCnt[0]	Corrected HEC Error counter bit 0 (LSB).

### 0x08—CVAL (Cell Validation Control Register)

The CVAL register controls the validation of incoming cells to be received across the UTOPIA interface.

Bit	Default	Name	Description
7	0	RejHdr	When written to a logic 1, this bit enables the Reject Header function. When enabled, cells with matching headers are rejected and all others are accepted. When written to 0, cells with headers matching the RXHDRx/RXMSKx definition are accepted.
6	1	Delldle	When written to a logic 1, this bit enables the Deletion of Idle Cells. When enabled, cells matching the RXIDL/IDLMSK definition are deleted from the received cell stream. When written to 0, idle cells are included in the received stream.
5	1	EnRxCellScr	When written to a logic 1, this bit enables the x <sup>43</sup> +1 Cell Scrambler in the cell receiver.
4	1	EnRxCos	When written to a logic 1, this bit enables the Receiver HEC Coset.
3	0	EnHdrCorr	When written to a logic 1, this bit enables the HEC Correction state machine. When written to 0, only HEC error detection is performed.
2	0	DisHECChk	When written to a logic 1, this bit disables HEC Checking. When disabled, HEC checking is not performed as a cell validation criteria.
1	0	DisCellRcvr	When written to a logic 1, this bit disables the Cell Receiver. When disabled, all cell reception is disabled on the next cell boundary. When written to 0, cell reception begins or resumes on the next cell boundary. (See also UtopDis (bit 5) in the 0x0B–UTOP2 register, on page 4-25.)
0	0	DisLOCD	When written to a logic 1, this bit disables Loss of Cell Delineation. When disabled, cells are passed to the UTOPIA port even if cell delineation has not been found. When written to 0, cells are passed to the UTOPIA port only while cell alignment has been achieved.

### **Ox3A—ENAPS (APS Interrupt Mask Control Register)**

The ENAPS register controls which of the interrupts listed in the APSInt register (0x42) appear on the MInt\* pin, provided that EnAPSInt (bit 2) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	1	EnPSBF	When written to a logic 1, this bit enables the Protection Switch Byte Failure (PSBF) Interrupt.
3	0	EnB3Fail	When written to a logic 1, this bit enables the B3 Failure Interrupt.
2	0	EnB3Degrade	When written to a logic 1, this bit enables the B3 Degrade Interrupt.
1	1	EnSigFail	When written to a logic 1, this bit enables the Signal Failure (SF) Interrupt.
0	1	EnSigDegrade	When written to a logic 1, this bit enables the Signal Degrade (SD) Interrupt.

### 0x39—ENCELLR (Receive Cell Interrupt Mask Control Register)

The ENCELLR register controls which of the interrupts listed in the RxCellInt register (0x41) appear on the MInt\* pin, provided that EnRxCellInt (bit 1) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnLOCD	When written to a logic 1, this bit enables a Loss of Cell Delineation Interrupt. When enabled, the interrupt appears on the MInt* pin for the LOCD interrupt indication bit.
6	1	EnHECDet	When written to a logic 1, this bit enables a HEC Error Detected Interrupt. When enabled, the interrupt appears on the MInt* pin for the HECDet interrupt indication bit.
5	1	EnHECCorr	When written to a logic 1, this bit enables a HEC Error Corrected Interrupt. When enabled, the interrupt appears on the MInt* pin for the HECCorr interrupt indication bit.
4	0	_	Reserved, set to 0.
3	1	EnCellRcvd	When written to a logic 1, this bit enables a Cell Received Interrupt. When enabled, the interrupt appears on the MInt* pin for the CellRcvd interrupt indication bit.
2	1	EnIdleRcvd	When written to a logic 1, this bit enables an Idle Cell Received Interrupt. When enabled, the interrupt appears on the MInt* pin for the IdleRcvd interrupt indication bit.
1	1	EnNonMatch	When written to a logic 1, this bit enables a Non-matching Cell Received Interrupt. When enabled, the interrupt appears on the MInt* pin for the NonMatch interrupt indication bit.
0	1	EnNonZerGFC	When written to a logic 1, this bit enables a Non-0 GFC Received Interrupt. When enabled, the interrupt appears on the MInt* pin for the NonZerGFC interrupt indication bit.

## 0x38—ENCELLT (Transmit Cell Interrupt Mask Control Register)

The ENCELLT register controls which of the interrupts listed in the TxCellInt register (0x40) appear on the MInt\* pin, provided that EnTxCellInt (bit 0) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnParErr	When written to a logic 1, this bit enables the Parity Error Interrupt. When enabled, the interrupt appears on the MInt* pin for the ParErr interrupt indication bit.
6	1	EnSOCErr	When written to a logic 1, this bit enables the Start of Cell Alignment Error Interrupt. When enabled, the interrupt appears on the MInt* pin for the SOCErr interrupt indication bit.
5	1	EnTx0vfl	When written to a logic 1, this bit enables the Transmit FIFO Overflow Interrupt. When enabled, the interrupt appears on the MInt* pin for the TxOvfl interrupt indication bit.
4	1	EnRxOvfl	When written to a logic 1, this bit enables the Receive FIFO Overflow Interrupt. When enabled, the interrupt appears on the MInt* pin for the RxOvfl interrupt indication bit.
3	1	EnCellSent	When written to a logic 1, this bit enables the Cell Sent Interrupt. When enabled, the interrupt appears on the MInt* pin for the CellSent interrupt indication bit.
2	0	_	Reserved, set to 0.
1	0	_	Reserved, set to 0.
0	0	_	Reserved, set to 0.

## **Ox6E—ENLFOUT (Enable Line Fail Output)**

This register controls which events will cause the LFOut pin to be asserted:

Bit	Default	Name	Description
7	0	LOS	When enabled, assertion of LOS status bit will cause the LFOut pin to be asserted.
6	1	LOL	When enabled, assertion of LOL status bit will cause the LFOut pin to be asserted.
5	0	00F	When enabled, assertion of OOF status bit will cause the LFOut pin to be asserted.
4	0	LOF	When enabled, assertion of LOF status bit will cause the LFOut pin to be asserted.
3	0	AIS-L	When enabled, assertion of AIS-L status bit will cause the LFOut pin to be asserted.
2	0	AIS-P	When enabled, assertion of AIS-P status bit will cause the LFOut pin to be asserted.
1	0	LOP-P	When enabled, assertion of LOP-P status bit will cause the LFOut pin to be asserted.
0	0	LOCD	When enabled, assertion of LOCD status bit will cause the LFOut pin to be asserted.

# 0x36—ENLIN (Receive Line Interrupt Mask Control Register)

The ENLIN register controls which of the interrupts listed in the LinInt register (0x3E) appear on the MInt\* pin, provided that EnLinInt (bit 6) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnLOP	When written to a logic 1, this bit enables the LOP Interrupt.
6	1	EnK1K2	When written to a logic 1, this bit enables the K1K2 Interrupt.
5	1	EnAIS-L	When written to a logic 1, this bit enables the AIS-L Interrupt.
4	1	EnRDI-L	When written to a logic 1, this bit enables the RDI-L Interrupt.
3	1	EnB2Err	When written to a logic 1, this bit enables the B2 Error Interrupt.
2	1	REI-L	When written to a logic 1, this bit enables the REI-L Error Interrupt.
1	1	ZInt	When written to a logic 1, this bit enables the ZO <sub>1</sub> , ZO <sub>2</sub> , or Z2 interrupts.
0	1	EnS1Intr	When written to a logic 1, this bit enables the S1 Byte Change Interrupt.

### **Ox6F—ENPFOUT (Enable Path Fail Output)**

This register controls which events will cause the PFOut pin to be asserted:

Bit	Default	Name	Description
7	0	LOS	When enabled, assertion of LOS status bit will cause the PFOut pin to be asserted.
6	0	LOL	When enabled, assertion of LOL status bit will cause the PFOut pin to be asserted.
5	0	00F	When enabled, assertion of OOF status bit will cause the PFOut pin to be asserted.
4	0	LOF	When enabled, assertion of LOF status bit will cause the PFOut pin to be asserted.
3	0	AIS-L	When enabled, assertion of AIS-L status bit will cause the PFOut pin to be asserted.
2	0	AIS-P	When enabled, assertion of AIS-P status bit will cause the PFOut pin to be asserted.
1	0	LOP-P	When enabled, assertion of LOP-P status bit will cause the PFOut pin to be asserted.
0	0	LOCD	When enabled, assertion of LOCD status bit will cause the PFOut pin to be asserted.

### 0x37—ENPTH (Receive Path Interrupt Mask Control Register)

The ENPTH register controls which of the interrupts listed in the PthInt register (0x3F) appear on the MInt\* pin, provided that EnPthInt (bit 5) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnAIS-P	When written to a logic 1, this bit enables the AIS-P Interrupt.
6	1	EnRDI-P	When written to a logic 1, this bit enables the RDI-P Interrupt.
5	1	EnB3Err	When written to a logic 1, this bit enables the B3 Error Interrupt.
4	1	EnREI-P	When written to a logic 1, this bit enables the REI-P Interrupt.
3	1	EnPLM-P	When written to a logic 1, this bit enables the Payload Label Mismatch-Path (PLM-P) Interrupt.
2	1	EnUneq-P	When written to a logic 1, this bit enables the STS Path Unequipped (Uneq-P) Interrupt.
1	1	EnPthTrace	When written to a logic 1, this bit enables the Path Trace Interrupt.
0	1	EnhanceRDI (-23)	When written to a logic 1, this bit enables the Enhanced RDI function. When written to 0, reduced RDI functionality detection is performed.
		— (-26)	Reserved, write to 0.

### 0x35—ENSEC (Receive Section Interrupt Mask Control Register)

The ENSEC register controls which of the interrupts listed in the SecInt register (0x3D) appear on the MInt\* pin, provided that EnSecInt (bit 7) in the ENSUMINT register (0x34) is enabled, and EnIntPin (bit 6) in the GEN register (0x00) is enabled.

Bit	Default	Name	Description
7	1	EnSigDet	When written to a logic 1, this bit enables the Signal Detect Interrupt.
6	1	EnLOL	When written to a logic 1, this bit enables the Loss of Lock Interrupt.
5	1	EnLOS	When written to a logic 1, this bit enables the Loss of Signal Interrupt.
4	1	En00F	When written to a logic 1, this bit enables the Out of Frame Interrupt.
3	1	EnLOF	When written to a logic 1, this bit enables the Loss of Frame Interrupt.
2	1	EnB1Err	When written to a logic 1, this bit enables the Section BIP Error Interrupt.
1	1	EnSecTrace	When written to a logic 1, this bit enables the Section Trace Interrupt.
0	0	DisRxScr	When written to a logic 1, this bit disables the Receive Frame Scrambler. When written to 0, scrambling is enabled.

### **0x34—ENSUMINT (Summary Interrupt Mask Control Register)**

The ENSUMINT register determines which of the interrupts listed in register 0x3C (SUMINT) are observed on the MInt\*.

Bit	Default	Name	Description
7	1	EnSecInt	When written to a logic 1, this bit enables the SONET Section Overhead interrupt. It is a global disable for the SONET Section interrupt sources.
6	1	EnLinInt	When written to a logic 1, this bit enables the SONET Line Overhead interrupt. It is a global disable for the SONET Line interrupt sources.
5	1	EnPthInt	When written to a logic 1, this bit enables the SONET Path Overhead interrupt. It is a global disable for the SONET Path interrupt sources.
4	1	EnOneSecInt	When written to a logic 1, this bit enables the One Second Interrupt generated by the OneSecIn pin to appear on the MInt* output pin.
3	0	_	Reserved, set to 0.
2	1	EnAPSInt	When written to a logic 1, this bit enables the APS interrupt. It is a global disable for the APS interrupt sources.
1	1	EnRxCellInt	When written to a logic 1, this bit enables the Receive Cell Interrupt. It is a global disable for the RxCellInt interrupt sources.
0	1	EnTxCellInt	When written to a logic 1, this bit enables the Transmit Cell Interrupt. It is a global disable for the TxCellInt interrupt sources.

# 0x06—ERRINS (Error Insertion Control Register)

The ERRINS register controls error insertion into various octets for diagnostic purposes. These bits are cleared automatically by internal circuitry after the indicated error insertion has taken place. Clearing takes precedence over a simultaneous write operation to this register.

Bit	Default	Name	Description
7	0	InsFrErr	When written to a logic 1, this bit inverts the A1 bytes for one transmit frame. When written to 0, the A1 bytes are not inverted.
6	0	InsB1Err	This bit XORs the B1 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B1 byte for one transmit frame only.
5	0	InsB2Err1	This bit XORs the B2-1 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B2-1 byte for one transmit frame only.
4	0	InsB2Err2	This bit XORs the B2-2 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B2-2 byte for one transmit frame only.
3	0	InsB2Err3	This bit XORs the B2-3 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B2-3 byte for one transmit frame only.
2	0	InsB3Err	This bit XORs the B3 BIP calculation with the ERRPAT register (0x07) value and inserts the new value into the transmitted B3 byte for one transmit frame only.
1	0	InsHECErr	This bit XORs the HEC byte with the ERRPAT register (0x07) value and inserts the new value into the transmitted HEC byte for one transmit cell only.
0	0	EnOnesDet	When written to a logic 1, this bit allows the CX28250 to detect an "all one" pattern on the receive interface and declare LOS.

# 0x07—ERRPAT (Error Pattern Control Register)

The ERRPAT register provides the error pattern for the error insertion functions listed in the ERRINS register. Each bit in the error pattern register is XORed with the corresponding bit of the octet to be errored.

Bit	Default	Name	Description
7	0	ErrPat[7]	Error pattern bit 7.
6	0	ErrPat[6]	Error pattern bit 6.
5	0	ErrPat[5]	Error pattern bit 5.
4	0	ErrPat[4]	Error pattern bit 4.
3	0	ErrPat[3]	Error pattern bit 3.
2	0	ErrPat[2]	Error pattern bit 2.
1	0	ErrPat[1]	Error pattern bit 1.
0	0	ErrPat[0]	Error pattern bit 0.

4.1 Registers

## 0x00—GEN (General Control Register)

The GEN register controls the receiver hold input pin, one-second latch enables, block mode error counting, status pin selection, and device reset.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	EnIntPin	When written to a logic 1, this bit enables the MInt* pin.
5	0	EnStatLat	When written to a logic 1, this bit enables 1-second status latching. When one-second status latching is enabled, the registers indicated in Table 4-1, footnote 2 is updated with new status information after a rising edge of the OneSecIn pin. Status information in these registers is updated continuously if one-second status latching is disabled.
4	0	EnCntrLat	When written to a logic 1, this bit enables 1-second counter latching. When one-second counter latching is enabled, the registers indicated in Table 4-1, footnote 3 is updated with new count information after a rising edge of the OneSecIn pin. Count information in these registers is updated continuously if one-second counter latching is disabled.
3	0	BlkMode	When written to a logic 1, this bit enables the Block Error Mode operation for BIP and REI counters. When this mode is enabled, a received BIP (section, line, and path) or REI (line and path) error increments the counter value by one count for each errored frame. There are 5 counters; B1Cnt, B2Cnt, B3Cnt, LFCnt and PFCnt. When this bit is written to 0, the actual number of BIP or REI errors received is added to the counter value.
2	0	User-defined Mode	When written to a logic 1, this bit enables the Status Output Pin Mode. When this mode is enabled, the StatOut[7:0] pins reflect the values in the OUTSTAT control register (0x02). When this bit is written to 0, output status for LOS, OOF, LOP, AIS-L, RDI-L, AIS-P, RDI-P and LOCD appears on the StatOut[7:0] pins or Data Link outputs.  **NOTE:** This feature is overridden by the Data Link enables: EnTxSecDL (bit 6) in the TXSEC register (0x0C), EnTxLinDL (bit 4) in the TXLIN register (0x0D), EnRxSecDL (bit 0), and EnRxLinDL (bit 1) in the RXLIN register (0x46). See Section 2.3.3.4.
1	0	LgcRst	When written to a logic 1, this bit initiates a Logic Reset. When the device resets, all internal state machines are reset, but all registers (0x00 to 0x7F) listed as "Type: W/R" in Table 4-1 are unaltered.
0	0	MstRst	When written to a logic 1, this bit initiates a device Master Reset. When the device resets, internal state machines are held in reset, all registers (0x00 to 0x7F) assume their default values and Bits 1-7 in this register are overwritten with their default values.

### 0x30—IDLMSK1 (Receive Idle Cell Mask Control Register 1)

The IDLMSK1 register contains the first byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the RXIDL1 register. Setting a bit in the Mask register causes the corresponding bit in the received ATM idle cell header to be disregarded for screening. For example, setting IDLMSK1, bit 0 to 1, causes cells to be accepted as ATM idle cells with either 1 or 0 in the octet 1, bit 0 position. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	ldlMsk1[7]	These bits hold the Receive Idle cell header mask for Octet 1 of the incoming cell.
6	0	ldlMsk1[6]	
5	0	IdlMsk1[5]	
4	0	IdlMsk1[4]	
3	0	IdlMsk1[3]	
2	0	ldlMsk1[2]	
1	0	ldlMsk1[1]	
0	0	ldlMsk1[0]	

### 0x31—IDLMSK2 (Receive Idle Cell Mask Control Register 2)

The IDLMSK2 register contains the second byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the RXIDL1 register. Setting a bit in the Mask register causes the corresponding bit in the received ATM idle cell header to be disregarded for screening. For example, setting IDLMSK1, bit 0 to 1, causes cells to be accepted as ATM idle cells with either 1 or 0 in the octet 1, bit 0 position. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	IdlMsk2[7]	These bits hold the Receive Idle cell header mask for Octet 2 of the incoming cell.
6	0	IdlMsk2[6]	
5	0	IdlMsk2[5]	
4	0	IdlMsk2[4]	
3	0	IdlMsk2[3]	
2	0	IdlMsk2[2]	
1	0	IdlMsk2[1]	
0	0	IdlMsk2[0]	

### 0x32—IDLMSK3 (Receive Idle Cell Mask Control Register 3)

The IDLMSK3 register contains the third byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	ldlMsk3[7]	These bits hold the Receive Idle cell header mask for Octet 3 of the incoming cell.
6	0	ldlMsk3[6]	
5	0	IdlMsk3[5]	
4	0	IdlMsk3[4]	
3	0	IdlMsk3[3]	
2	0	ldlMsk3[2]	
1	0	ldlMsk3[1]	
0	0	ldlMsk3[0]	

### 0x33—IDLMSK4 (Receive Idle Cell Mask Control Register 4)

The IDLMSK4 register contains the fourth byte of the Receive Idle Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	IdlMsk4[7]	These bits hold the Receive Idle cell header mask for Octet 4 of the incoming cell.
6	0	IdlMsk4[6]	
5	0	IdlMsk4[5]	
4	0	IdlMsk4[4]	
3	0	ldlMsk4[3]	
2	0	ldlMsk4[2]	
1	0	ldlMsk4[1]	
0	0	ldlMsk4[0]	

### 0x05—IDLPAY (Transmit Idle Cell Payload Control Register)

The IDLPAY register contains the transmit idle cell payload.

Bit	Default	Name	Description
7	0	IdlPay[7]	These bits hold the Transmit Idle Cell Payload values for outgoing idle cells.
6	1	IdlPay[6]	
5	1	IdlPay[5]	
4	0	IdlPay[4]	
3	1	IdlPay[3]	
2	0	IdlPay[2]	
1	1	IdlPay[1]	
0	0	IdlPay[0]	

### 0x72—INLK (In Lock Coefficient Register)

The value in this register configures the PLL.

Bit	Default	Name	Description
7–0	0x15 (-26) 0x40 (-23)	_	Sets the window threshold for the Phase Lock Loop once the loop has acquired lock.  This register should be reprogrammed to 0x15 in the -23 version.

# 0x5A—LFCNTH (Line REI Error Counter [High Byte])

The LFCNTH counter tracks the number of Line REI errors.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	0	_	Reserved, set to 0.
3	0	_	Reserved, set to 0.
2	0	_	Reserved, set to 0.
1	Х	LFCnt[17]	Line REI Error counter bit 17 (MSB).
0	Х	LFCnt[16]	Line REI Error counter bit 16.

4.1 Registers

# **0x58—LFCNTL** (Line REI Error Counter [Low Byte])

The LFCNTL counter tracks the number of Line REI errors.

Bit	Default	Name	Description
7	х	LFCnt[7]	Line REI Error counter bit 7.
6	х	LFCnt[6]	Line REI Error counter bit 6.
5	х	LFCnt[5]	Line REI Error counter bit 5.
4	х	LFCnt[4]	Line REI Error counter bit 4.
3	х	LFCnt[3]	Line REI Error counter bit 3.
2	х	LFCnt[2]	Line REI Error counter bit 2.
1	х	LFCnt[1]	Line REI Error counter bit 1.
0	х	LFCnt[0]	Line REI Error counter bit 0 (LSB).

# 0x59—LFCNTM (Line REI Error Counter [Mid Byte])

The LFCNTM counter tracks the number of Line REI errors.

Bit	Default	Name	Description
7	Х	LFCnt[15]	Line REI Error counter bit 15.
6	х	LFCnt[14]	Line REI Error counter bit 14.
5	х	LFCnt[13]	Line REI Error counter bit 13.
4	х	LFCnt[12]	Line REI Error counter bit 12.
3	х	LFCnt[11]	Line REI Error counter bit 11.
2	х	LFCnt[10]	Line REI Error counter bit 10.
1	Х	LFCnt[9]	Line REI Error counter bit 9.
0	х	LFCnt[8]	Line REI Error counter bit 8.

### **0x3E—LININT** (Receive Line Interrupt Indication Status Register)

The LININT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	х	LOPInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a LOP Interrupt has occurred.
6	х	K1K2Int <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a K1/K2 Interrupt has occurred.
5	х	AIS-Lint <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a AIS-L Interrupt has occurred.
4	х	RDI-Lint <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a RDI-L Interrupt has occurred.
3	х	B2ErrInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a B2 Error Interrupt has occurred.
2	х	REI-Lint <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a REI-L Interrupt has occurred.
1	0	ZInt	When a logic 1 is read, this bit indicates that a ZO <sub>1</sub> , ZO <sub>2</sub> , or Z2 Interrupt has occurred.
0	х	S1Intr <sup>2</sup>	When a logic 1 is read, this bit indicates that an S1 Byte Change Interrupt has occurred.

#### NOTE(S):

### **0x4C—LOCDCNT (LOCD Event Counter)**

The LOCDCNT counter tracks the number of LOCD events.

Bit	Default	Name	Description
7	Х	LOCDCnt[7]	LOCD Event counter bit 7 (MSB).
6	х	LOCDCnt[6]	LOCD Event counter bit 6.
5	х	LOCDCnt[5]	LOCD Event counter bit 5.
4	х	LOCDCnt[4]	LOCD Event counter bit 4.
3	х	LOCDCnt[3]	LOCD Event counter bit 3.
2	х	LOCDCnt[2]	LOCD Event counter bit 2.
1	Х	LOCDCnt[1]	LOCD Event counter bit 1.
0	Х	LOCDCnt[0]	LOCD Event counter bit 0 (LSB).

<sup>(1)</sup> Dual event—Either a 0 -> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

<sup>(2)</sup> Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

4.1 Registers

### **Ox5F—NONCNTH (Non-matching Cell Counter [High Byte])**

The NONCNTH counter tracks the number of non-matching cells.

Bit	Default	Name	Description
7	Х	NonCnt[15]	Non-matching cell counter bit 15 (MSB).
6	Х	NonCnt[14]	Non-matching cell counter bit 14.
5	Х	NonCnt[13]	Non-matching cell counter bit 13.
4	Х	NonCnt[12]	Non-matching cell counter bit 12.
3	Х	NonCnt[11]	Non-matching cell counter bit 11.
2	Х	NonCnt[10]	Non-matching cell counter bit 10.
1	х	NonCnt[9]	Non-matching cell counter bit 9.
0	Х	NonCnt[8]	Non-matching cell counter bit 8.

### **Ox5E—NONCNTL** (Non-matching Cell Counter [Low Byte])

The NONCNTL counter tracks the number of non-matching cells.

Bit	Default	Name	Description
7	х	NonCnt[7]	Non-matching cell counter bit 7.
6	х	NonCnt[6]	Non-matching cell counter bit 6.
5	х	NonCnt[5]	Non-matching cell counter bit 5.
4	х	NonCnt[4]	Non-matching cell counter bit 4.
3	х	NonCnt[3]	Non-matching cell counter bit 3.
2	х	NonCnt[2]	Non-matching cell counter bit 2.
1	Х	NonCnt[1]	Non-matching cell counter bit 1.
0	Х	NonCnt[0]	Non-matching cell counter bit 0 (LSB).

# 0x4F—00FCNT (00F Event Counter)

The OOFCNT counter tracks the number OOF events.

Bit	Default	Name	Description
7	х	OOFCnt[7]	OOF Event counter bit 7 (MSB).
6	Х	OOFCnt[6]	OOF Event counter bit 6.
5	х	OOFCnt[5]	OOF Event counter bit 5.
4	Х	OOFCnt[4]	OOF Event counter bit 4.
3	х	OOFCnt[3]	OOF Event counter bit 3.
2	Х	00FCnt[2]	OOF Event counter bit 2.
1	х	OOFCnt[1]	OOF Event counter bit 1.
0	х	OOFCnt[0]	OOF Event counter bit 0 (LSB).

### 0x73—OUTLK (Out of Lock Coefficient Register)

This register sets the coefficient for the PLL when the loop is out of lock.

Bit	Default	Name	Description
7–0	0x08 (-26) 0x15 (-23)		This is a control coefficient for the PLL during the acquisition phase. <b>This register should be reprogrammed to 0x08 in the -23 version.</b>

# 0x02—OUTSTAT (Output Pin Control Register)

The OUTSTAT register contains the values that are reflected on the StatOut[7:0] pins when register 0x00 (GEN), bit 2 is written to 1, enabling Status Output Pin Mode.

Bit	Default	Name	Description
7	0	Outstat[7]	Value to be reflected to StatOut[7] pin.
6	0	Outstat[6]	Value to be reflected to StatOut[6] pin.
5	0	Outstat[5]	Value to be reflected to StatOut[5] pin.
4	0	Outstat[4]	Value to be reflected to StatOut[4] pin.
3	0	Outstat[3]	Value to be reflected to StatOut[3] pin.
2	0	Outstat[2]	Value to be reflected to StatOut[2] pin.
1	0	Outstat[1]	Value to be reflected to StatOut[1] pin.
0	0	Outstat[0]	Value to be reflected to StatOut[0] pin.

4.1 Registers

### 0x5D—PFCNTH (Path REI Error Counter [High Byte])

The PFCNTH counter tracks the number of Path REI errors.

Bit	Default	Name	Description
7	Х	PFCnt[15]	Path REI Error counter bit 15 (MSB).
6	Х	PFCnt[14]	Path REI Error counter bit 14.
5	Х	PFCnt[13]	Path REI Error counter bit 13.
4	Х	PFCnt[12]	Path REI Error counter bit 12.
3	Х	PFCnt[11]	Path REI Error counter bit 11.
2	Х	PFCnt[10]	Path REI Error counter bit 10.
1	Х	PFCnt[9]	Path REI Error counter bit 9.
0	Х	PFCnt[8]	Path REI Error counter bit 8.

### **0x5C—PFCNTL** (Path REI Error Counter [Low Byte])

The PFCNTL counter tracks the number of Path REI errors.

Bit	Default	Name	Description
7	х	PFCnt[7]	Path REI Error counter bit 7.
6	х	PFCnt[6]	Path REI Error counter bit 6.
5	х	PFCnt[5]	Path REI Error counter bit 5.
4	х	PFCnt[4]	Path REI Error counter bit 4.
3	х	PFCnt[3]	Path REI Error counter bit 3.
2	х	PFCnt[2]	Path REI Error counter bit 2.
1	х	PFCnt[1]	Path REI Error counter bit 1.
0	х	PFCnt[0]	Path REI Error counter bit 0 (LSB).

### **Ox3F—PTHINT** (Receive Path Interrupt Indication Status Register)

The PTHINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	Х	AIS-PInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an AIS-P Interrupt has occurred.
6	Х	RDI-PInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that an RDI-P Interrupt has occurred.
5	Х	B3ErrInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a B3 Error Interrupt has occurred.
4	Х	REI-PInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a REI-P Interrupt has occurred.
3	х	PLM-PInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a PLM-P Interrupt has occurred. This means that the contents of Path Overhead byte C2 is not equal to 13 hex for ATM mapping.
2	Х	Uneq-PInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an Uneq-P Interrupt has occurred. This means that the contents of Path Overhead byte C2 is equal to 0.
1	Х	PthTraceInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Path Trace Interrupt has occurred.
0	0	_	Reserved, set to 0.

#### NOTE(S):

### 0x4A—RXAPS (Receive APS Status Register)

The RXAPS register contains status information for the receiver APS functions.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	Х	PSBF <sup>(1)(2)</sup>	When a logic 1 is read, this bit indicates a Protection Byte Switching Failure (PSBF).
3	0	B3Fail <sup>(1)</sup>	When a logic 1 is read, this bit indicates that the B3 error count exceeded the programmed threshold. This bit is only valid for the CX28250-26 and above.
2	0	B3Degrade <sup>(1)</sup>	When a logic 1 is read, this bit indicates that the B3 error count exceeded the programmed threshold. This bit is only valid for the CX28250-26 and above.
1	Х	SigFail <sup>(1)</sup>	When a logic 1 is read, this bit indicates a Signal Failure (SF).
0	Х	SigDegrade <sup>(1)</sup>	When a logic 1 is read, this bit indicates a Signal Degradation (SD).

#### NOTE(S).

<sup>(1)</sup> Dual event—A 0 -> 1 and 1-> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

<sup>(2)</sup> Single event—A 0 -> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

<sup>(1)</sup> This status reflects the current state of the circuit.

<sup>(2)</sup> For the CX28250-23, the PSBF bit is cleared upon reading. For the CX28250-26, the PSBF bit reflects the current state of the circuit.

4.1 Registers

### 0x18—RXC2 (Receive C2 Overhead Status Register)

The RXC2 register provides C2 overhead status. This byte is allocated to identify the construction and content of the STS-level SPE, and for STS Path Defect Indication (PDI-P). PDI-P indicates to downstream equipment that there is a payload defect.

Bit	Default	Name	Description
7	Х	RxC2[1]	Receive value for C2 Overhead Octet—bit 1 (MSB)
6	Х	RxC2[2]	Receive value for C2 Overhead Octet—bit 2
5	Х	RxC2[3]	Receive value for C2 Overhead Octet—bit 3
4	Х	RxC2[4]	Receive value for C2 Overhead Octet—bit 4
3	Х	RxC2[5]	Receive value for C2 Overhead Octet—bit 5
2	Х	RxC2[6]	Receive value for C2 Overhead Octet—bit 6
1	Х	RxC2[7]	Receive value for C2 Overhead Octet—bit 7
0	Х	RxC2[8]	Receive value for C2 Overhead Octet—bit 8 (LSB)

### 0x49—RXCELL (Receive Cell Status Register)

The RXCELL register contains status for the cell alignment, header error correction, and header screening functions in the cell receiver.

Bit	Default	Name	Description
7	х	LOCD <sup>(1)</sup>	When a logic 1 is read, this bit indicates that there is a Loss of Cell Delineation.
6	х	HECDet <sup>(2)</sup>	When a logic 1 is read, this bit indicates that an uncorrected HEC Error was detected.
5	Х	HECCorr <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a HEC Error was corrected.
4	0	_	Reserved, set to 0.
3	Х	CellRcvd <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a cell with a header matching the receive header value and mask criteria was received.
2	Х	IdleRcvd <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a cell with a header matching the receive idle cell header value and mask criteria was received.
1	Х	NonMatch <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a cell with a header not matching either the receive cell or idle cell criteria was received.
0	Х	NonZerGFC <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a cell with a Non-zero GFC field in the header was received.

#### NOTE(S):

<sup>(1)</sup> This status reflects the current state of the circuit.

 $<sup>^{(2)}</sup>$  This status shows an event that has occurred since the register was last read.

# 0x41—RXCELLINT (Receive Cell Interrupt Indication Status Register)

The RXCELLINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	Х	LOCDInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Cell Delineation has occurred.
6	Х	HECDetInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a HEC Error has been detected.
5	Х	HECCorrInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a HEC Error has been corrected.
4	0	_	Reserved, set to 0.
3	Х	CellRcvdInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Cell Received Interrupt has occurred.
2	Х	IdleRcvdInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that an Idle Cell Received Interrupt has occurred.
1	Х	NonMatchInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Non-matching Cell Received Interrupt has occurred.
0	Х	NonZerGFCInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Non-zero GFC Received Interrupt has occurred.

#### NOTE(S).

# 0x66—RXCNTH (Received Cell Counter [High Byte])

The RXCNTH counter tracks the number of received cells.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	0	_	Reserved, set to 0.
3	0	_	Reserved, set to 0.
2	Х	RxCnt[18]	Received cell counter bit 18 (MSB).
1	х	RxCnt[17]	Received cell counter bit 17.
0	х	RxCnt[16]	Received cell counter bit 16.

<sup>(1)</sup> Dual event—Either a 0-> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

<sup>(2)</sup> Single event—A 0-> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

4.1 Registers

### 0x64—RXCNTL (Received Cell Counter [Low Byte])

The RXCNTL counter tracks the number of received cells.

Bit	Default	Name	Description
7	х	RxCnt[7]	Received cell counter bit 7.
6	х	RxCnt[6]	Received cell counter bit 6.
5	х	RxCnt[5]	Received cell counter bit 5.
4	х	RxCnt[4]	Received cell counter bit 4.
3	х	RxCnt[3]	Received cell counter bit 3.
2	х	RxCnt[2]	Received cell counter bit 2.
1	х	RxCnt[1]	Received cell counter bit 1.
0	х	RxCnt[0]	Received cell counter bit 0 (LSB).

### 0x65—RXCNTM (Received Cell Counter [Mid Byte])

The RXCNTM register tracks the number of received cells.

Bit	Default	Name	Description
7	х	RxCnt[15]	Received cell counter bit 15.
6	х	RxCnt[14]	Received cell counter bit 14.
5	х	RxCnt[13]	Received cell counter bit 13.
4	х	RxCnt[12]	Received cell counter bit 12.
3	х	RxCnt[11]	Received cell counter bit 11.
2	х	RxCnt[10]	Received cell counter bit 10.
1	х	RxCnt[9]	Received cell counter bit 9.
0	х	RxCnt[8]	Received cell counter bit 8.

## 0x19—RXG1 (Receive G1 Overhead Status Register)

The RXG1 register is used to provide path status information to the originating terminal.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	0	_	Reserved, set to 0.
3	х	RxRDI[5]	Received value of bit 5 of the G1 octet.
2	х	RxRDI[6]	Received value of bit 6 of the G1 octet.
1	х	RxRDI[7]	Received value of bit 7 of the G1 octet.
0	0	_	Reserved, set to 0.

### 0x24—RXHDR1 (Receive Cell Header Control Register 1)

The RXHDR1 register contains the first byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxHdr1[7]	These bits hold the Receive Header values for Octet 1 of the incoming cell.
6	0	RxHdr1[6]	
5	0	RxHdr1[5]	
4	0	RxHdr1[4]	
3	0	RxHdr1[3]	
2	0	RxHdr1[2]	
1	0	RxHdr1[1]	
0	0	RxHdr1[0]	

4.1 Registers

### 0x25—RXHDR2 (Receive Cell Header Control Register 2)

The RXHDR2 register contains the second byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxHdr2[7]	These bits hold the Receive Header values for Octet 2 of the incoming cell.
6	0	RxHdr2[6]	
5	0	RxHdr2[5]	
4	0	RxHdr2[4]	
3	0	RxHdr2[3]	
2	0	RxHdr2[2]	
1	0	RxHdr2[1]	
0	0	RxHdr2[0]	

### 0x26—RXHDR3 (Receive Cell Header Control Register 3)

The RXHDR3 register contains the third byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxHdr3[7]	These bits hold the Receive Header values for Octet 3 of the incoming cell.
6	0	RxHdr3[6]	
5	0	RxHdr3[5]	
4	0	RxHdr3[4]	
3	0	RxHdr3[3]	
2	0	RxHdr3[2]	
1	0	RxHdr3[1]	
0	0	RxHdr3[0]	

### 0x27—RXHDR4 (Receive Cell Header Control Register 4)

The RXHDR4 register contains the fourth byte of the Receive Cell Header. The header values direct ATM cells to the UTOPIA port. If an incoming ATM cell header matches the value in the header register, the cell is directed to the UTOPIA port. Receive Header Mask registers further qualify ATM cell reception. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxHdr4[7]	These bits hold the Receive Header values for Octet 4 of the incoming cell.
6	0	RxHdr4[6]	
5	0	RxHdr4[5]	
4	0	RxHdr4[4]	
3	0	RxHdr4[3]	
2	0	RxHdr4[2]	
1	0	RxHdr4[1]	
0	0	RxHdr4[0]	

### 0x2C—RXIDL1 (Receive Idle Cell Header Control Register 1)

The RXIDL1 register contains the first byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxIdI1[7]	These bits hold the Receive Idle cell header for Octet 1 of the incoming cell.
6	0	RxIdI1[6]	
5	0	RxIdI1[5]	
4	0	RxIdI1[4]	
3	0	RxIdI1[3]	
2	0	Rxldl1[2]	
1	0	RxIdI1[1]	
0	0	RxIdI1[0]	

### 0x2D—RXIDL2 (Receive Idle Cell Header Control Register 2)

The RXIDL2 register contains the second byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxIdI2[7]	These bits hold the Receive Idle cell header for Octet 2 of the incoming cell.
6	0	RxIdI2[6]	
5	0	RxIdI2[5]	
4	0	RxIdI2[4]	
3	0	RxIdI2[3]	
2	0	RxIdI2[2]	
1	0	RxIdI2[1]	
0	0	RxIdI2[0]	

### 0x2E—RXIDL3 (Receive Idle Cell Header Control Register 3)

The RXIDL3 register contains the third byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxIdI3[7]	These bits hold the Receive Idle cell header for Octet 3 of the incoming cell.
6	0	RxIdI3[6]	
5	0	RxIdI3[5]	
4	0	RxIdI3[4]	
3	0	RxIdI3[3]	
2	0	RxIdI3[2]	
1	0	RxIdl3[1]	
0	0	RxIdI3[0]	

## 0x2F—RXIDL4 (Receive Idle Cell Header Control Register 4)

The RXIDL4 register contains the fourth byte of the Receive Idle Cell Header. It defines ATM idle cells for the cell receiver. Idle cells are counted and discarded from the received stream if DelIdle, bit 6 in the CVAL register (0x08), is set to 1. This header consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	0	RxIdI4[7]	These bits hold the Receive Idle cell header for Octet 4 of the incoming cell.
6	0	RxIdI4[6]	
5	0	RxIdI4[5]	
4	0	RxIdI4[4]	
3	0	RxIdI4[3]	
2	0	RxIdI4[2]	
1	0	RxIdI4[1]	
0	1	RxIdI4[0]	

### 0x14—RXK1 (Receive K1 Overhead Status Register)

The RXK1 register provides K1 overhead status. The K1 and K2 bytes are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7	Х	RxK1[1]	Receive value for K1 Overhead Octet—bit 1 (MSB)
6	Х	RxK1[2]	Receive value for K1 Overhead Octet—bit 2
5	Х	RxK1[3]	Receive value for K1 Overhead Octet—bit 3
4	Х	RxK1[4]	Receive value for K1 Overhead Octet—bit 4
3	Х	RxK1[5]	Receive value for K1 Overhead Octet—bit 5
2	Х	RxK1[6]	Receive value for K1 Overhead Octet—bit 6
1	Х	RxK1[7]	Receive value for K1 Overhead Octet—bit 7
0	Х	RxK1[8]	Receive value for K1 Overhead Octet—bit 8 (LSB)

### 0x15—RXK2 (Receive K2 Overhead Status Register)

The RXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0–5 of the K2 byte are allocated for Automatic Protection Switching (APS) signaling between line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bits 6–8 of the K2 byte are allocated for Alarm Indication Signal (AIS) and Remote Defect Indicator (RDI). These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7	Х	RxK2[1]	Receive value for K2 Overhead Octet—bit 1 (MSB)
6	х	RxK2[2]	Receive value for K2 Overhead Octet—bit 2
5	х	RxK2[3]	Receive value for K2 Overhead Octet—bit 3
4	х	RxK2[4]	Receive value for K2 Overhead Octet—bit 4
3	х	RxK2[5]	Receive value for K2 Overhead Octet—bit 5
2	х	RxK2[6]	Receive value for K2 Overhead Octet—bit 6
1	х	RxK2[7]	Receive value for K2 Overhead Octet—bit 7
0	х	RxK2[8]	Receive value for K2 Overhead Octet—bit 8 (LSB)

### 0x46—RXLIN (Receive Line Overhead Status Register)

The RXLIN register contains status information for the receiver Line Overhead.

Bit	Default	Name	Description
7	Х	L0P <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Pointer condition exists.
6	Х	K1K2 <sup>(2)</sup>	When a logic 1 is read, this bit indicates that an K1K2 Value Change was received.
5	Х	AIS-L <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an AIS-L condition exists.
4	Х	RDI-L <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an RDI-L condition exists.
3	Х	B2Err <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Line BIP Error was received.
2	Х	REI-L <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a REI-L Error was received.
1	0	EnRxLinDL	When written to a logic 1, this bit enables the Receive D4-12 bytes of the Data Link.
0	0	EnRxSecDL	When written to a logic 1, this bit enables the Receive D1/D2/D3 bytes of the Data Link.

#### NOTE(S):

<sup>(1)</sup> This status reflects the current state of the circuit.

<sup>(2)</sup> This status shows an event that has occurred since the register was last read.

### 0x28—RXMSK1 (Receive Cell Mask Control Register 1)

The RXMSK1 register contains the first byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	1	RxMsk1[7]	These bits hold the Receive Header Mask for Octet 1 of the incoming cell.
6	1	RxMsk1[6]	
5	1	RxMsk1[5]	
4	1	RxMsk1[4]	
3	1	RxMsk1[3]	
2	1	RxMsk1[2]	
1	1	RxMsk1[1]	
0	1	RxMsk1[0]	

### 0x29—RXMSK2 (Receive Cell Mask Control Register 2)

The RXMSK2 register contains the second byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	1	RxMsk2[7]	These bits hold the Receive Header Mask for Octet 2 of the incoming cell.
6	1	RxMsk2[6]	
5	1	RxMsk2[5]	
4	1	RxMsk2[4]	
3	1	RxMsk2[3]	
2	1	RxMsk2[2]	
1	1	RxMsk2[1]	
0	1	RxMsk2[0]	

#### 0x2A—RXMSK3 (Receive Cell Mask Control Register 3)

The RXMSK3 register contains the third byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	1	RxMsk3[7]	These bits hold the Receive Header Mask for Octet 3 of the incoming cell.
6	1	RxMsk3[6]	
5	1	RxMsk3[5]	
4	1	RxMsk3[4]	
3	1	RxMsk3[3]	
2	1	RxMsk3[2]	
1	1	RxMsk3[1]	
0	1	RxMsk3[0]	

## 0x2B—RXMSK4 (Receive Cell Mask Control Register 4)

The RXMSK4 register contains the fourth byte of the Receive Cell Mask. It modifies the ATM cell screen in the Receive Cell Header register. Setting a bit in the Mask register causes the corresponding bit in the received ATM cell header to be disregarded for screening. For example, setting RXMSK1, bit 0 to 1, causes ATM cells to be accepted with either 1 or 0 in the octet 1, bit 0 position. Combinations of Receive Header Mask bits can select groups of ATM VPI/VCIs for reception. This mask consists of 32 bits divided among four registers.

Bit	Default	Name	Description
7	1	RxMsk4[7]	These bits hold the Receive Header Mask for Octet 4 of the incoming cell.
6	1	RxMsk4[6]	
5	1	RxMsk4[5]	
4	1	RxMsk4[4]	
3	1	RxMsk4[3]	
2	1	RxMsk4[2]	
1	1	RxMsk4[1]	
0	1	RxMsk4[0]	

### 0x47—RXPTH (Receive Path Overhead Status Register)

The RXPTH register contains status information for the receiver Path Overhead.

Bit	Default	Name	Description
7	Х	AIS-P <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an AIS-P condition exists.
6	Х	RDI-P <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an RDI-P condition exists.
5	Х	B3Err <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a B3 Error was received.
4	Х	REI-P <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a REI-P Error was received.
3	Х	PLM-P <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a PLM-P condition exists.
2	Х	Uneq-P <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Uneq-P condition exists.
1	0	_	Reserved, set to 0.
0	0	_	Reserved, set to 0.

## 0x6B—RXPTHBUF (Receive Path Trace Circular Buffer, J1)

The RXSECBUF buffer is used to receive repeatedly a 64-byte, fixed-length string so that a receiving terminal in a path can verify its continued connection to the intended transmitter.

Bit	Default	Name	Description
7	Х	RxPthBuf[7]	Receive Path Trace Circular Buffer bit 7.
6	Х	RxPthBuf[6]	Receive Path Trace Circular Buffer bit 6.
5	Х	RxPthBuf[5]	Receive Path Trace Circular Buffer bit 5.
4	Х	RxPthBuf[4]	Receive Path Trace Circular Buffer bit 4.
3	Х	RxPthBuf[3]	Receive Path Trace Circular Buffer bit 3.
2	Х	RxPthBuf[2]	Receive Path Trace Circular Buffer bit 2.
1	Х	RxPthBuf[1]	Receive Path Trace Circular Buffer bit 1.
0	Х	RxPthBuf[0]	Receive Path Trace Circular Buffer bit 0.

NOTE(S):

(1) This status reflects the current state of the circuit.

<sup>(2)</sup> This status shows an event that has occurred since the register was last read.

4.1 Registers

### 0x16—RXS1 (Receive S1 Overhead Status Register)

The RXS1 register provides S1 overhead status. This byte is allocated for transporting synchronization status messages. This byte is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the SONET signal.

Bit	Default	Name	Description
7	Х	RxS1[1]	Receive value for S1 Overhead Octet—bit 1 (MSB)
6	х	RxS1[2]	Receive value for S1 Overhead Octet—bit 2
5	Х	RxS1[3]	Receive value for S1 Overhead Octet—bit 3
4	х	RxS1[4]	Receive value for S1 Overhead Octet—bit 4
3	Х	RxS1[5]	Receive value for S1 Overhead Octet—bit 5
2	Х	RxS1[6]	Receive value for S1 Overhead Octet—bit 6
1	х	RxS1[7]	Receive value for S1 Overhead Octet—bit 7
0	х	RxS1[8]	Receive value for S1 Overhead Octet—bit 8 (LSB)

### 0x45—RXSEC (Receive Section Overhead Status Register)

The RXSEC register provides section overhead status.

Bit	Default	Name	Description
7	х	SigDet <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Signal Detect condition exists on the LSigDet input pin.
6	Х	LOL <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Lock condition exists.
5	х	LOS <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Signal condition exists.
4	х	00F <sup>(1)</sup>	When a logic 1 is read, this bit indicates that an Out of Frame condition exists.
3	х	LOF <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Frame condition exists.
2	Х	B1Err <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Section BIP Error was received.
1	0	RxFrmPulOut	This bit selects the type of output sent to the RxFrameRef pin. When written to a logic 1, the receive octet clock (19.44 MHz) is present. When written to a logic 0, a Receive Frame Pulse (8 kHz) is present.
0	0	RxFrmPulPol	This bit selects the polarity of the RxFrameRef output pin. When written to a logic 1, the frame pulse output is an active high. When written to 0, the frame pulse output is an active low.

<sup>(1)</sup> This status reflects the current state of the circuit.

<sup>(2)</sup> This status shows an event that has occurred since the register was last read.

## 0x6A—RXSECBUF (Receive Section Trace Circular Buffer)

The RXSECBUF buffer, the J0 byte, is used to receive repeatedly a 64-byte, fixed-length string so that a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a Section trace for SDH.

Bit	Default	Name	Description
7	Х	RxSecBuf[7]	Receive Section Trace Circular Buffer bit 7.
6	Х	RxSecBuf[6]	Receive Section Trace Circular Buffer bit 6.
5	Х	RxSecBuf[5]	Receive Section Trace Circular Buffer bit 5.
4	Х	RxSecBuf[4]	Receive Section Trace Circular Buffer bit 4.
3	Х	RxSecBuf[3]	Receive Section Trace Circular Buffer bit 3.
2	Х	RxSecBuf[2]	Receive Section Trace Circular Buffer bit 2.
1	Х	RxSecBuf[1]	Receive Section Trace Circular Buffer bit 1.
0	Х	RxSecBuf[0]	Receive Section Trace Circular Buffer bit 0.

## 0x1A—RXZ01 (Receive Section Z0<sub>1</sub> Overhead Register)

The register contains the value of the received  $Z0_1$  overhead octet.

Bit	Default	Name	Description
7	0	RxZ01[7]	Receive ZO <sub>1</sub> Bit 7
6	0	RxZ01[6]	Receive Z0 <sub>1</sub> Bit 6
5	0	RxZ01[5]	Receive Z0 <sub>1</sub> Bit 5
4	0	RxZ01[4]	Receive Z0 <sub>1</sub> Bit 4
3	0	RxZ01[3]	Receive Z0 <sub>1</sub> Bit 3
2	0	RxZ01[2]	Receive Z0 <sub>1</sub> Bit 2
1	0	RxZ01[1]	Receive Z0 <sub>1</sub> Bit 1
0	0	RxZ01[0]	Receive ZO <sub>1</sub> Bit 0

4.1 Registers

## 0x1B—RXZ02 (Receive Section Z0<sub>2</sub> Overhead Register)

The register contains the value of the received  ${\rm Z0_2}$  overhead octet.

Bit	Default	Name	Description
7	0	RxZ02[7]	Receive Z0 <sub>2</sub> Bit 7
6	0	RxZ02[6]	Receive ZO <sub>2</sub> Bit 6
5	0	RxZ02[5]	Receive Z0 <sub>2</sub> Bit 5
4	0	RxZ02[4]	Receive Z0 <sub>2</sub> Bit 4
3	0	RxZ02[3]	Receive ZO <sub>2</sub> Bit 3
2	0	RxZ02[2]	Receive Z0 <sub>2</sub> Bit 2
1	0	RxZ02[1]	Receive Z0 <sub>2</sub> Bit 1
0	0	RxZ02[0]	Receive Z0 <sub>2</sub> Bit 0

## **Ox3D—SECINT** (Receive Section Interrupt Indication Status Register)

The SECINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	Х	SigDetInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Signal Detect Interrupt has occurred.
6	Х	LOLInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Lock Interrupt has occurred.
5	Х	LOSInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Signal Interrupt has occurred.
4	Х	OOFInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Out of Frame Interrupt has occurred.
3	Х	LOFInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Loss of Frame Interrupt has occurred.
2	Х	B1ErrInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Section BIP Error Interrupt has occurred.
1	Х	SecTraceInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates that a Section Trace Interrupt has occurred.
0	0	_	Reserved, set to 0.

<sup>(1)</sup> Dual event—Either a 0-> 1 or a 1 -> 0 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

<sup>(2)</sup> Single event—A 0-> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

### **0x3C—SUMINT (Summary Interrupt Indication Status Register)**

The SUMINT register indicates data link interrupts, one-second interrupts, and additional summary interrupts.

Bit	Default	Name	Description
7	х	SecInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates a SONET Section Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the SECINT register (0x3D).
6	х	LinInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates a SONET Line Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the LININT register (0x3E).
5	х	PthInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates a SONET Path Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the PTHINT register (0x3F).
4	Х	OneSecInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates a One Second Interrupt. This interrupt signifies that a rising edge occurred on the OneSecIn pin. The interrupt is generated for each rising edge on the OneSecIn pin and is cleared upon a read of this status register.
3	0	_	Reserved, set to 0.
2	х	APSInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates an APS Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the APSINT register (0x42). Set this bit to 0 on LAN parts.
1	х	RxCellInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates a Receive Cell Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the Receive Cell Indication Register (0x41).
0	х	TxCellInt <sup>(2)</sup>	When a logic 1 is read, this bit indicates a Transmit Cell/UTOPIA Interrupt. This interrupt is a summary interrupt and signifies that an interrupt indication has occurred in the Transmit Cell Indication Register (0x40).

<sup>(1)</sup> Single event—A 0-> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading this interrupt register clears this interrupt.

<sup>(2)</sup> These bits are summary indications of any interrupt events set in the indicated registers. These bits can serve as direction to which status registers need to be read next. These bits are cleared when the interrupt bits in the indicated individual interrupt registers are read and cleared.

4.1 Registers

### 0x13—TXC2 (Transmit C2 Overhead Control Register)

The TXC2 register controls the C2 byte in the transport overhead. This byte is allocated to identify the construction and content of the STS-level SPE.

Bit	Default	Name	Description
7	0	TxC2[1]	Transmit value for C2 Overhead Octet—bit 1 (MSB)
6	0	TxC2[2]	Transmit value for C2 Overhead Octet—bit 2
5	0	TxC2[3]	Transmit value for C2 Overhead Octet—bit 3
4	1	TxC2[4]	Transmit value for C2 Overhead Octet—bit 4
3	0	TxC2[5]	Transmit value for C2 Overhead Octet—bit 5
2	0	TxC2[6]	Transmit value for C2 Overhead Octet—bit 6
1	1	TxC2[7]	Transmit value for C2 Overhead Octet—bit 7
0	1	TxC2[8]	Transmit value for C2 Overhead Octet—bit 8 (LSB)

### 0x48—TXCELL (Transmit Cell Status Register)

The TXCELL register contains status for the cell transmitter and the UTOPIA interface.

Bit	Default	Name	Description
7	Х	ParErr <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a parity error was received on the transmit UTOPIA input data octet.
6	Х	SOCErr <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Start of Cell Alignment Error was received on the UTxSOC input pin.
5	Х	TxOvfl <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Transmit FIFO Overflow condition occurred in the transmit UTOPIA FIFO.
4	Х	Rx0vfl <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Receive FIFO Overflow condition occurred in the receive UTOPIA FIFO.
3	Х	CellSent <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a non-idle cell was formatted and transmitted from the UTOPIA interface.
2	0	_	Reserved, set to 0.
1	0	_	Reserved, set to 0.
0	0	DisIdleCell	When set to a logic 1, the CX28250 does not generate idle cells.
NOTE(S)			

<sup>(1)</sup> This status shows an event that has occurred since the register was last read.

## 0x40—TXCELLINT (Transmit Cell Interrupt Indication Status Register)

The TXCELLINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	Х	ParErrInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Parity Error has occurred.
6	х	SOCErrInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Start of Cell Alignment Error has occurred.
5	Х	Tx0vflInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Transmit FIFO Overflow has occurred.
4	Х	RxOvflInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Receive FIFO Overflow has occurred.
3	Х	CellSentInt <sup>(1)</sup>	When a logic 1 is read, this bit indicates that a Cell Sent Interrupt has occurred.
2	0	_	Reserved, set to 0.
1	0		Reserved, set to 0.
0	0	_	Reserved, set to 0.

#### NOTE(S):

#### 0x62—TXCNTH (Transmitted Cell Counter [High Byte])

The TXCNTH counter tracks the number of transmitted cells.

Bit	Default	Name	Description
7	0	_	Reserved, set to 0.
6	0	_	Reserved, set to 0.
5	0	_	Reserved, set to 0.
4	0	_	Reserved, set to 0.
3	0	_	Reserved, set to 0.
2	х	TxCnt[18]	Transmitted cell counter bit 18 (MSB).
1	х	TxCnt[17]	Transmitted cell counter bit 17.
0	х	TxCnt[16]	Transmitted cell counter bit 16.

<sup>(1)</sup> Single event—A 0-> 1 transition on the corresponding status bit causes this interrupt to occur provided that this interrupt has been enabled by the corresponding enable bit. Reading the interrupt register clears the interrupt.

4.1 Registers

## **0x60—TXCNTL** (Transmitted Cell Counter [Low Byte])

The TXCNTL counter tracks the number of transmitted cells.

Bit	Default	Name	Description
7	х	TxCnt[7]	Transmitted cell counter bit 7.
6	х	TxCnt[6]	Transmitted cell counter bit 6.
5	х	TxCnt[5]	Transmitted cell counter bit 5.
4	х	TxCnt[4]	Transmitted cell counter bit 4.
3	х	TxCnt[3]	Transmitted cell counter bit 3.
2	х	TxCnt[2]	Transmitted cell counter bit 2.
1	х	TxCnt[1]	Transmitted cell counter bit 1.
0	х	TxCnt[0]	Transmitted cell counter bit 0 (LSB).

### 0x61—TXCNTM (Transmitted Cell Counter [Mid Byte])

The TXCNTM counter tracks the number of transmitted cells.

Bit	Default	Name	Description
7	х	TxCnt[15]	Transmitted cell counter bit 15.
6	х	TxCnt[14]	Transmitted cell counter bit 14.
5	х	TxCnt[13]	Transmitted cell counter bit 13.
4	х	TxCnt[12]	Transmitted cell counter bit 12.
3	х	TxCnt[11]	Transmitted cell counter bit 11.
2	х	TxCnt[10]	Transmitted cell counter bit 10.
1	х	TxCnt[9]	Transmitted cell counter bit 9.
0	Х	TxCnt[8]	Transmitted cell counter bit 8.

### 0x1C—TXHDR1 (Transmit Cell Header Control Register 1)

The TXHDR1 register contains the first byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxHdr1[7]	These bits hold the Transmit Header values for Octet 1 of the outgoing cell. Insertion of
6	0	TxHdr1[6]	the bits is controlled by register 0x04 (CGEN).
5	0	TxHdr1[5]	GFC bits. (Bit 7 is the GFC MSB.)
4	0	TxHdr1[4]	
3	0	TxHdr1[3]	
2	0	TxHdr1[2]	VPI bits. (Bit 3 is the GFC MSB.)
1	0	TxHdr1[1]	
0	0	TxHdr1[0]	

### 0x1D—TXHDR2 (Transmit Cell Header Control Register 2)

The TXHDR2 register contains the second byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxHdr2[7]	These bits hold the Transmit Header values for Octet 2 of the outgoing cell. Insertion of
6	0	TxHdr2[6]	the bits is controlled by the CGEN register (0x04).
5	0	TxHdr2[5]	VPI bits. (Bit 4 is the VPI LSB.)
4	0	TxHdr2[4]	
3	0	TxHdr2[3]	
2	0	TxHdr2[2]	VCI bits. (BIT 3 is the VCI MSB.)
1	0	TxHdr2[1]	
0	0	TxHdr2[0]	

4.1 Registers

### **0x1E—TXHDR3 (Transmit Cell Header Control Register 3)**

The TXHDR3 register contains the third byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxHdr3[7]	These bits hold the Transmit Header values for Octet 3 of the outgoing cell. Insertion of
6	0	TxHdr3[6]	the bits is controlled by the CGEN register (0x04).
5	0	TxHdr3[5]	
4	0	TxHdr3[4]	VCI bits. (Bit 0 is the VCI LSB.)
3	0	TxHdr3[3]	
2	0	TxHdr3[2]	
1	0	TxHdr3[1]	
0	0	TxHdr3[0]	

### 0x1F—TXHDR4 (Transmit Cell Header Control Register 4)

The TXHDR4 register contains the fourth byte of the Transmit Cell Header. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxHdr4[7]	These bits hold the Transmit Header values for Octet 4 of the outgoing cell. Insertion of
6	0	TxHdr4[6]	the bits is controlled by the CGEN register (0x04).
5	0	TxHdr4[5]	VCI bits. (Bit 4 is the VCI LSB).
4	0	TxHdr4[4]	
3	0	TxHdr4[3]	
2	0	TxHdr4[2]	Payload-type bits
1	0	TxHdr4[1]	
0	0	TxHdr4[0]	Cell Loss Priority bit

# 0x20—TXIDL1 (Transmit Idle Cell Header Control Register 1)

The TXIDL1 register contains the first byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxIdI1[7]	These bits hold the Transmit Idle Cell Header values for Octet 1 of the outgoing cell.
6	0	TxIdI1[6]	GFC bits. (Bit 7 is the GFC MSB.)
5	0	TxIdI1[5]	
4	0	TxIdI1[4]	
3	0	TxIdI1[3]	
2	0	TxIdI1[2]	VPI bits. (Bit 3 is the VPI MSB.)
1	0	Txldl1[1]	
0	0	Txldl1[0]	

#### 0x21—TXIDL2 (Transmit Idle Cell Header Control Register 2)

The TXIDL2 register contains the second byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxIdl2[7]	These bits hold the Transmit Idle Cell Header values for Octet 2 of the outgoing cell.
6	0	TxIdl2[6]	VPI bits. (Bit 4 is the VPI LSB.)
5	0	TxIdl2[5]	
4	0	TxIdl2[4]	
3	0	TxIdl2[3]	
2	0	TxIdl2[2]	VCI bits. ((Bit 3 is the VCI MSB.)
1	0	TxIdl2[1]	
0	0	Txldl2[0]	

### 0x22—TXIDL3 (Transmit Idle Cell Header Control Register 3)

The TXIDL3 register contains the third byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxIdl3[7]	These bits hold the Transmit Idle Cell Header values for Octet 3 of the outgoing cell.
6	0	TxIdl3[6]	
5	0	TxIdl3[5]	
4	0	TxIdl3[4]	VCI bits
3	0	TxIdl3[3]	
2	0	TxIdl3[2]	
1	0	TxIdl3[1]	
0	0	TxIdl3[0]	

#### 0x23—TXIDL4 (Transmit Idle Cell Header Control Register 4)

The TXIDL4 register contains the fourth byte of the Transmit Idle Cell Header. It contains the header value that is inserted in idle cells transmitted from the device. This header consists of 32 bits divided among four registers. Cell generation is described in detail in Section 2.4.

Bit	Default	Name	Description
7	0	TxIdI4[7]	These bits hold the Transmit Idle Cell Header values for Octet 4 of the outgoing cell.
6	0	TxIdI4[6]	VCI bits. (Bit 4 is the VCI LSB.)
5	0	TxIdI4[5]	
4	0	TxIdI4[4]	
3	0	TxIdI4[3]	
2	0	TxIdI4[2]	Payload-type bits
1	0	TxIdI4[1]	
0	1	Txldl4[0]	Cell Loss Priority bit

## 0x10—TXK1 (Transmit K1 Overhead Control Register)

The TXK1 register controls the K1 byte in the transport overhead. The K1 and K2 bytes are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7	0	TxK1[1]	Transmit value for K1 Overhead Octet—bit 1 (MSB)
6	0	TxK1[2]	Transmit value for K1 Overhead Octet—bit 2
5	0	TxK1[3]	Transmit value for K1 Overhead Octet—bit 3
4	0	TxK1[4]	Transmit value for K1 Overhead Octet—bit 4
3	0	TxK1[5]	Transmit value for K1 Overhead Octet—bit 5
2	0	TxK1[6]	Transmit value for K1 Overhead Octet—bit 6
1	0	TxK1[7]	Transmit value for K1 Overhead Octet—bit 7
0	0	TxK1[8]	Transmit value for K1 Overhead Octet—bit 8 (LSB)

#### 0x11—TXK2 (Transmit K2 Overhead Control Register)

The TXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0-5 of the K2 byte are allocated for Automatic Protection Switching (APS) signaling between Line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bits 6-8 of the K2 byte are allocated for Alarm Indication Signal (AIS) and Remote Defect Indicator (RDI). These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7	0	TxK2[1]	Transmit value for K2 Overhead Octet—bit 1 (MSB)
6	0	TxK2[2]	Transmit value for K2 Overhead Octet—bit 2
5	0	TxK2[3]	Transmit value for K2 Overhead Octet—bit 3
4	0	TxK2[4]	Transmit value for K2 Overhead Octet—bit 4
3	0	TxK2[5]	Transmit value for K2 Overhead Octet—bit 5
2	0	TxK2[6]	Transmit value for K2 Overhead Octet—bit 6
1	0	TxK2[7]	Transmit value for K2 Overhead Octet—bit 7
0	0	TxK2[8]	Transmit value for K2 Overhead Octet—bit 8 (LSB)

4.1 Registers

## **OxOD**—TXLIN (Transmit Line Overhead Control Register)

The TXLIN register controls the transmission of various octets in the Line Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	STMMode	When written to a logic 1, this bit enables the SDH STM-1 Mode pointer. When enabled, the H1/H2 bytes are 6A/OA. When written to 0, the H1/H2 bytes are set to 62/OA for SONET applications. For OC-3c, bit 6 (DisPntr) overrides this function.
6	0	DisPntr	When this bit is written to a logic 1, the H1/H2 Overhead bytes are forced to 33, When written to 0, the H1/H2 value is determined by bit 7.
5	0	DisB2	When written to a logic 1, this bit disables the BIP calculations for the Line Overhead. When disabled, the B2 bytes are set to 00. When written to 0, the BIP calculations are enabled, and the results are placed in the B2 bytes.
4	0	EnTxLinDL	When written to a logic 1, this bit enables the Transmit D4-D12 bytes of the Data Link. When written to 0, these bytes are forced to all 00.
3	0	InsLnAIS	When written to a logic 1, this bit inserts Line AIS. All bits except the section overhead octets are written to a logic 1 prior to scrambling. When written to 0, Line AIS is not inserted.
2	0	InsLnRDI	When written to a logic 1, this bit inserts Line RDI. K2 bits 6, 7, and 8 are set to 110. When written to 0, K2 bits 6, 7, and 8 are set to the values of the bits 6, 7, and 8 in the TxK2 register.
1	1	AutoLnRDI	When written to a logic 1, this bit enables Automatic Line RDI. When enabled, line RDI is automatically generated (for 5 frames for the CX28250-23 device or 20 frames for the CX28250-26 device) upon reception of LOS, LOF, or AIS-L. When written to 0, Automatic Line RDI is disabled.
0	1	AutoLnREI	When written to a logic 1, this bit enables Automatic Line REI. When written to 1, line REI codes are automatically inserted upon reception of line BIP errors. When written to 0, Automatic Line REI is disabled.

### **Ox0E—TXPTH (Transmit Path Overhead Control Register)**

The TXPTH register controls the transmission of various octets in the Path Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	EnPthTr	When written to a logic 1, this bit enables the Path Trace Message (J1). When written to 0, the J1 byte contains 00.
6	0	DisB3	When written to a logic 1, this bit disables the BIP calculation for the Path Overhead. When disabled, the B3 byte is set to 00. When written to 0, the BIP calculation is enabled, and the result is placed in the B3 byte.
5	1	AutoPthREI	When written to a logic 1, this bit enables Automatic Path REI. When enabled, path REI codes are automatically inserted upon reception of path BIP errors. When written to 0, Automatic Path REI is not enabled.
4	0	InsPthAIS	When written to a logic 1, this bit inserts Path AIS. When written to 0, Path AIS is not inserted.
3	0	TxRDI[7]	This value is mapped to Transmit RDI bit 7 in the G1 path overhead octet. <sup>(1)</sup>
2	0	TxRDI[6]	This value is mapped to Transmit RDI bit 6 in the G1 path overhead octet.
1	1	TxRDI[5]	This value is mapped to Transmit RDI bit 5 in the G1 path overhead octet. <sup>(1)</sup>
0	1	AutoPthRDI	When written to a logic 1, this bit enables Automatic Path RDI. When enabled, path RDI is automatically generated (for 10 frames for the CX28250-23 device or 20 frames for the CX28250-26 device) upon reception of LOS, LOF, LOP, AIS-L, AIS-P, UNEQ-P, or PLM-P. When none of the above alarms are present path RDI (G1, bits 5-7) is inserted from <b>bits [3:1]</b> of this register.  When written to 0, path RDI (G1, bits 5-7) is inserted from bits <b>[1:3]</b> of this register.

#### NOTE(S):

## 0x69—TXPTHBUF (Transmit Path Trace Circular Buffer)

The TXPTHBUF buffer, the J1 byte, is used to transmit repeatedly a 64-byte, fixed-length string so that a receiving terminal in a path can verify its continued connection to the intended transmitter.

Bit	Default	Name	Description
7	Х	TxPthBuf[7]	Transmit Path Trace Circular Buffer bit 7.
6	Х	TxPthBuf[6]	Transmit Path Trace Circular Buffer bit 6.
5	Х	TxPthBuf[5]	Transmit Path Trace Circular Buffer bit 5.
4	Х	TxPthBuf[4]	Transmit Path Trace Circular Buffer bit 4.
3	х	TxPthBuf[3]	Transmit Path Trace Circular Buffer bit 3.
2	Х	TxPthBuf[2]	Transmit Path Trace Circular Buffer bit 2.
1	х	TxPthBuf[1]	Transmit Path Trace Circular Buffer bit 1.
0	Х	TxPthBuf[0]	Transmit Path Trace Circular Buffer bit 0.

<sup>(1)</sup> Transmit RDI bits 5 and 7 are reversed as compared to Receive G1 Overhead Status register (0x 19–RX G1). See 0x19—RXG1 (Receive G1 Overhead Status register) on page 4-35.

### 0x12—TXS1 (Transmit S1 Overhead Control Register)

The TXS1 register controls the S1 byte in the transport overhead. This byte is allocated for transporting synchronization status messages and is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the SONET signal.

Bit	Default	Name	Description
7	0	TxS1[1]	Transmit value for S1 Overhead Octet—bit 1 (MSB)
6	0	TxS1[2]	Transmit value for S1 Overhead Octet—bit 2
5	0	TxS1[3]	Transmit value for S1 Overhead Octet—bit 3
4	0	TxS1[4]	Transmit value for S1 Overhead Octet—bit 4
3	0	TxS1[5]	Transmit value for S1 Overhead Octet—bit 5
2	0	TxS1[6]	Transmit value for S1 Overhead Octet—bit 6
1	0	TxS1[7]	Transmit value for S1 Overhead Octet—bit 7
0	0	TxS1[8]	Transmit value for S1 Overhead Octet—bit 8 (LSB)

#### **OxOC—TXSEC** (Transmit Section Overhead Control Register)

The TXSEC register controls transmission of various octets in the Section Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	DisTxScr	When written to a logic 1, this bit disables the Transmit Frame Scrambler. When written to 0, scrambling is enabled.
6	0	EnTxSecDL	When written to a logic 1, this bit enables the Transmit D1/D2/D3 bytes of the Data Link. When written to 0, these bytes are forced to all 00.
5	0	EnSecTr	When written to a logic 1, this bit enables the Section Trace Message (J0). When written to 0, the J0 byte contains 01. The Z0/Z0 bytes contain 02/03 regardless of the Bit 5 setting.
4	0	DisA1A2	When this bit is written to a logic 1, the A1/A2 Overhead bytes are forced to 00, When written to 0, the A1/A2 Overhead bytes contain their default values (F6/28).
3	0	DisB1	When written to a logic 1, this bit disables the BIP calculation for the Section Overhead. When disabled, the B1 byte is set to 00. When written to 0, the BIP calculation is enabled, and the result is placed in the B1 byte.
2	0	InsAllZer	When written to a logic 1, this bit inserts 0s after the Transmit Frame Scrambler output. When written to 0, cell/overhead data is transmitted.
1	0	TxFrmPulOut	This bit selects the type of output sent to the TxFrameRef pin. When written to a logic 1, the transmit octet clock (19.44 MHz) is present. When written to a logic 0, a Transmit Frame Pulse (8 kHz) is present.
0	0	TxFrmPulPol	This bit selects the polarity of the TxFrameRef pin. When written to a logic 1, the frame pulse output is an active high. When written to 0, the frame pulse output is an active low.

### 0x68—TXSECBUF (Transmit Section Trace Circular Buffer, J0)

The TXSECBUF buffer, the J0 byte, is used to transmit repeatedly a 64-byte, fixed-length string so that a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a Section trace for SDH.

Bit	Default	Name	Description
7	Х	TxSecBuf[7]	Transmit Section Trace Circular Buffer bit 7.
6	Х	TxSecBuf[6]	Transmit Section Trace Circular Buffer bit 6.
5	Х	TxSecBuf[5]	Transmit Section Trace Circular Buffer bit 5.
4	Х	TxSecBuf[4]	Transmit Section Trace Circular Buffer bit 4.
3	Х	TxSecBuf[3]	Transmit Section Trace Circular Buffer bit 3.
2	Х	TxSecBuf[2]	Transmit Section Trace Circular Buffer bit 2.
1	Х	TxSecBuf[1]	Transmit Section Trace Circular Buffer bit 1.
0	Х	TxSecBuf[0]	Transmit Section Trace Circular Buffer bit 0.

## 0x6C—TXZ01 (Transmit Section Z0<sub>1</sub> Overhead control register)

The contents of this register are transmitted in the  $Z0_1$  overhead octet.

Bit	Default	Name	Description
7	0	TxZ01[7]	Transmit ZO <sub>1</sub> Bit 7
6	0	TxZ01[6]	Transmit ZO <sub>1</sub> Bit 6
5	0	TxZ01[5]	Transmit ZO <sub>1</sub> Bit 5
4	0	TxZ01[4]	Transmit ZO <sub>1</sub> Bit 4
3	0	TxZ01[3]	Transmit Z0 <sub>1</sub> Bit 3
2	0	TxZ01[2]	Transmit ZO <sub>1</sub> Bit 2
1	0	TxZ01[1]	Transmit ZO <sub>1</sub> Bit 1
0	0	TxZ01[0]	Transmit ZO <sub>1</sub> Bit O

4.1 Registers

## 0x6D—TXZ02 (Transmit Section Z0<sub>2</sub> Overhead control register)

The contents of this register are transmitted in the  $Z0_2$  overhead octet.

Bit	Default	Name	Description
7	0	TxZ02[7]	Transmit Z0 <sub>2</sub> Bit 7
6	0	TxZ02[6]	Transmit ZO <sub>2</sub> Bit 6
5	0	TxZ02[5]	Transmit Z0 <sub>2</sub> Bit 5
4	0	TxZ02[4]	Transmit ZO <sub>2</sub> Bit 4
3	0	TxZ02[3]	Transmit ZO <sub>2</sub> Bit 3
2	0	TxZ02[2]	Transmit ZO <sub>2</sub> Bit 2
1	0	TxZ02[1]	Transmit Z0 <sub>2</sub> Bit 1
0	0	TxZ02[0]	Transmit Z0 <sub>2</sub> Bit 0

## 0x74—UDF2 (User Defined Field 2; overwrite control register)

The contents of this register are written into the Received Cell UDF2 octet when in UTOPIA 2, 16 bit mode. It is ignored in UTOPIA 8 bit mode.

Bit	Default	Name	Description
7	0	UDF2[7]	Value to write to the UDF2 octet.
6	0	UDF2[6]	
5	0	UDF2[5]	
4	0	UDF2[4]	
3	0	UDF2[3]	
2	0	UDF2[2]	
1	0	UDF2[1]	
0	0	UDF2[0]	

## **Ox4E—UNCCNT (Uncorrected HEC Error Counter)**

The UNCCNT counter tracks the number of uncorrected HEC errors.

Bit	Default	Name	Description
7	х	UncCnt[7]	Uncorrected HEC Error counter bit 7 (MSB).
6	х	UncCnt[6]	Uncorrected HEC Error counter bit 6.
5	х	UncCnt[5]	Uncorrected HEC Error counter bit 5.
4	х	UncCnt[4]	Uncorrected HEC Error counter bit 4.
3	х	UncCnt[3]	Uncorrected HEC Error counter bit 3.
2	х	UncCnt[2]	Uncorrected HEC Error counter bit 2.
1	х	UncCnt[1]	Uncorrected HEC Error counter bit 1.
0	х	UncCnt[0]	Uncorrected HEC Error counter bit 0 (LSB).

### 0x0A—UTOP1 (UTOPIA Control Register 1)

The UTOP1 register controls the mode of operation for the UTOPIA interface.

Bit	Default	Name	Description		
7	0	TxReset	When written to a logic 1, this bit resets the transmit FIFO pointers. This reset must be used as a test function since it can create short cells.		
6	0	RxReset	When written to a logic 1, this bit resets the receive FIFO pointers. This reset must be used as a test function since it can create short cells.		
5	1 <sup>(1)</sup>	UtopMode	When written to a logic 1, this bit enables UTOPIA Level 2 Mode. When written to a logic 0, UTOPIA Level 1 operation is enabled.		
4	1	Handshake	When written to a logic 1, this bit enables cell handshaking. When written to a logic 0, octet handshaking is enabled.		
3	0 <sup>(1)</sup>	BusWidth	When written to a logic 1, this bit enables the 8-bit bus. When written to a log 0, the 16-bit bus is enabled.		
2	0	Odd/Even	This bit determines Odd/Even Parity. When written to a logic 1, even parity is generated and checked. When written to a logic 0, odd parity is generated and checked.		
1	0	TxFill[1]	These bits set the Transmit FIFO Fill Level threshold for UTxClAv pin.		
0	0	TxFill[0]	00—The TxClAv line will be asserted if the UTOPIA FIFO can accept at least 1 more complete cell. 01—The TxClAv line will be asserted only if the UTOPIA FIFO has room for least 2 more cells. 10—The TxClAv line will be asserted only if the UTOPIA FIFO has room for at least 3 more cells. 11—The TxClAv line will be asserted only if the UTOPIA FIFO can accept at least 3 more cells.		

NOTE(S).

<sup>(1)</sup> Pins UtopMode and BusWidth can override the defaults. Refer to Table 1-1 for a description of these pins.

4.1 Registers

## 0x0B—UTOP2 (UTOPIA Control Register 2)

The UTOP2 register contains the multi-PHY address value for the device.

Bit	Default	Name	Description
7	0	Test 1	This is a test function; set to a logic 0.
6	0	Test 2	This is a test function; set to a logic 0.
5	0	UtopDis	When written to a logic 1, this bit disables the UTOPIA receiver outputs. (This must not be confused with the DisCellRcvr bit, which completely stops cell processing). The UtopDis bit puts the receive side of the UTOPIA outputs (i.e., URxData[15:0], URxPrty, URxSOC, URxClav, and UTxClav) in a high impedance state.
4	0	MphyAddr[4]—MSB	These bits hold the Multi-PHY Device Address.
3	0	MphyAddr[3]	Must be a unique address for each device on the bus unless it's using the UtopDis bit.
2	0	MphyAddr[2]	
1	0~	MphyAddr[1]	
0	0~	MphyAddr[0]—LSB	

## 0x03—VERSION (Part Number/Version Status Register)

The VERSION register is used to identify the Mindspeed device and its revision level.

Bit	Default	Name	Description
7	0	Part[3]—MSB	This is the part number that identifies the CX28250 device (0111).
6	1	Part[2]	
5	1	Part[1]	
4	1	Part[0]—LSB	
3	0	Ver[3]—MSB	This is the version number that identifies the specific version of the CX28250 device.
2	1	Ver[2]	Version numbers start at 1 for the first version and are incremented for each revision thereafter.
1	1	Ver[1]	CX28250-23 = 4
0	1	Ver[0]—LSB	CX28250-26 = 7

**4.0 Registers** CX28250

4.1 Registers

ATM Physical Interface (PHY) Devices

# **5.0 Electrical and Mechanical Specifications**

This chapter describes the electrical and mechanical aspects of the CX28250. Included are timing diagrams, absolute maximum ratings, DC characteristics, and mechanical drawings.

# 5.1 Timing Specifications

This section provides timing diagrams and descriptions for the various interfaces of the CX28250. Table 5-1 describes the different types of timing relationships that appear in the timing diagrams. The timing relationship labels are numbered when they occur more than once in a diagram so that each label is unique. This numbering aids in identifying the appropriate label in Table 5-1. Signals are measured at the 50% point of the changing edge except for those involving high impedance transitions which are measured at 10% and 90%.

*NOTE:* All characteristics assume a 3.3 V  $\pm 5\%$  power supply and -40 °C to 85 °C ambient temperature.

5.1 Timing Specifications

ATM Physical Interface (PHY) Devices

**Table 5-1. Timing Diagram Nomenclature** (1 of 3)

Symbol	Timing Relationship	Waveform
t <sub>pw</sub>	Pulse Width	<u>Input</u> ✓
t <sub>pwh</sub>	Pulse Width High	<u>Input</u>
t <sub>pwl</sub>	Pulse Width Low	Input
t <sub>s</sub>	Setup Time	Data Clock
t <sub>sh</sub>	Setup High Time	
t <sub>sl</sub>	Setup Low Time	Data
t <sub>h</sub>	Hold Time	Clock Data
t <sub>hh</sub>	Hold High Time	Data

5.1 Timing Specifications

**Table 5-1. Timing Diagram Nomenclature** (2 of 3)

Symbol	Timing Relationship	Waveform
t <sub>hl</sub>	Hold Low Time	Clock Data
t <sub>pd</sub>	Propagation Delay	Input ————————————————————————————————————
t <sub>pdhl</sub>	Propagation Delay - High-to-Low	Input Output
t <sub>pdlh</sub>	Propagation Delay - Low-to-High	
t <sub>en</sub>	Enable Time	Input Output
t <sub>enzl</sub>	Enable Time - High-impedance to Low Enable	Input Output
t <sub>enzh</sub>	Enable Time - High-impedance to High Enable	Input Output
t <sub>dis</sub>	Disable Time	


#### 5.1 Timing Specifications

**Table 5-1. Timing Diagram Nomenclature** (3 of 3)

Symbol	Timing Relationship	Waveform
t <sub>dishz</sub>	Disable Time - High Disable	
<sup>†</sup> dislz	Disable Time - Low Disable	
t <sub>rec</sub>	Recovery Time	Async. Input Clock
t <sub>per</sub>	Period	<u>Input</u>
t <sub>cyc</sub>	Cycle Time	_
f <sub>max</sub>	Maximum Frequency	_
f <sub>min</sub>	Minimum Frequency	

Figure 5-1 illustrates how input waveforms are defined, and Figure 5-2 illustrates how output waveforms are defined.


Figure 5-1. Input Waveform



5.1 Timing Specifications

The following diagram shows how output waveforms are defined.


Figure 5-2. Output Waveform



## **5.1.1 Microprocessor Interface Timing**

Figures 5-3 through 5-6 and Tables 5-2 through 5-5 define the timing requirements and characteristics of the microprocessor interface.

Figure 5-3. Synchronous Mode, Read Timing Diagram



NOTE(S): MCs\* and MW/R\* must not change state while MAs\* is asserted.

5.1 Timing Specifications


**NOTE:** For Table 5-2 loading: Databus = 60 pF, MInt\* = 20 pF

Table 5-2. Synchronous Mode, Read Timing Table

Label	Description	Min	Max	Unit
t <sub>pwh</sub>	Pulse Width High, MClk	9	50	ns
t <sub>pwl</sub>	Pulse Width Low, MClk	9	50	ns
t <sub>per</sub>	Period, MCIk	20	125	ns
t <sub>sl1</sub>	Setup Low, MCs* to the rising edge of MClk	1	_	ns
t <sub>hl1</sub>	Hold Low, MCs* from the rising edge of MClk	2.5	_	ns
t <sub>sh1</sub>	Setup High, MCs* to the rising edge of MClk	1	_	ns
t <sub>hh1</sub>	Hold High, MCs* from the rising edge of MClk	2.5	_	ns
t <sub>sl2</sub>	Setup Low, MW/R* to the rising edge of MClk	1	_	ns
t <sub>hl2</sub>	Hold Low, MW/R* from the rising edge of MClk	2.5	_	ns
t <sub>sh2</sub>	Setup High, MW/R* to the rising edge of MClk	1	_	ns
t <sub>hh2</sub>	Hold High, MW/R* from the rising edge of MClk	2.5	_	ns
t <sub>sl3</sub>	Setup Low, MAs* to the rising edge of MClk	1	_	ns
t <sub>hl3</sub>	Hold Low, MAs* from the rising edge of MClk	2.5	_	ns
t <sub>sh3</sub>	Setup High, MAs* to the rising edge of MClk	1	_	ns
t <sub>hh3</sub>	Hold High, MAs* from the rising edge of MClk	2.5	_	ns
t <sub>s</sub>	Setup, MAddr[6:0] to the rising edge of MClk	1	_	ns
t <sub>h</sub>	Hold, MAddr[6:0] from the rising edge of MClk	7.5	_	ns
t <sub>en</sub>	Enable, MData[7:0] from the rising edge of MClk	2	13	ns
t <sub>pd</sub>	Propagation Delay, MData[7:0] from the rising edge of MClk	2	15 <sup>(1)</sup>	ns
t <sub>dis</sub>	Disable, MData[7:0] from the rising edge of MClk	2	13	ns
t <sub>enzl</sub>	Enable, MInt* from the rising edge of MClk	2	10	ns
t <sub>dislz</sub>	Disable, MInt* from the rising edge of MClk	2	10	ns

1. When reading from SONET J0/J1 Trace buffers,  $t_{pd}$  = 19.7 ns.

Figure 5-4. Synchronous Mode, Write Timing Diagram



NOTE(S): MCs\* and MW/R\* must not change state while MAs\* is asserted.

5.1 Timing Specifications


Table 5-3. Synchronous Mode, Write Timing Table

Label	Description	Min	Max	Unit
t <sub>pwh</sub>	Pulse Width High, MClk	9	50	ns
t <sub>pwl</sub>	Pulse Width Low, MClk	9	50	ns
t <sub>per</sub>	Period, MCIk	20	125	ns
t <sub>sl1</sub>	Setup Low, MCs* to the rising edge of MClk	1	_	ns
t <sub>hl1</sub>	Hold Low, MCs* from the rising edge of MClk	2.5	_	ns
t <sub>sh1</sub>	Setup High, MCs* to the rising edge of MClk	1	_	ns
t <sub>hh1</sub>	Hold High, MCs* from the rising edge of MClk	2.5	_	ns
t <sub>sl2</sub>	Setup Low, MW/R* to the rising edge of MClk	1	_	ns
t <sub>hl2</sub>	Hold Low, MW/R* from the rising edge of MClk	2.5	_	ns
t <sub>sh2</sub>	Setup High, MW/R* to the rising edge of MClk	1	_	ns
t <sub>hh2</sub>	Hold High, MW/R* from the rising edge of MClk	2.5	_	ns
t <sub>sl3</sub>	Setup Low, MAs* to the rising edge of MClk	1	_	ns
t <sub>hl3</sub>	Hold Low, MAs* from the rising edge of MClk	2.5	_	ns
t <sub>sh3</sub>	Setup High, MAs* to the rising edge of MClk	1	_	ns
t <sub>hh3</sub>	Hold High, MAs* from the rising edge of MClk	2.5	_	ns
t <sub>s1</sub>	Setup, MAddr[6:0] to the rising edge of MClk	1	_	ns
t <sub>h1</sub>	Hold, MAddr[6:0] from the rising edge of MClk	7.5	_	ns
t <sub>s2</sub>	Setup, MData[7:0] to the rising edge of MClk	1	_	ns
t <sub>h2</sub>	Hold, MData[7:0] from the rising edge of MClk	7.5	_	ns
Output load =	60 pF on the data bus	-		

5.1 Timing Specifications

ATM Physical Interface (PHY) Devices

Figure 5-5. Asynchronous Mode, Read Timing (High-Performance Access Time)



500035\_030

5.1 Timing Specifications

Table 5-4. Asynchronous Mode, Read Timing Table (High-Performance Access Time)

Label	Description	Min	Max	Unit
t <sub>pwl</sub>	Pulse Width Low, (MCs* + MRd*) <sup>(2)</sup>	2 x Clk + 15 ns <sup>(1)</sup>	_	ns
t <sub>pwh</sub>	Pulse Width High, (MCs* +MRd*)	Clk + 15 ns <sup>(1)</sup>	_	ns
t <sub>s</sub>	Setup, MAddr[6:0] to the falling edge of (MCs* + MRd*)	2	_	ns
t <sub>h</sub>	Hold, MAddr[6:0] from the rising edge of (MCs* + MRd*)	7	_	ns
t <sub>en</sub>	Enable, MData[7:0] from the falling edge of (MCs* + MRd*)	2	13	ns
t <sub>pd</sub>	Propagation Delay, MData[7:0] from the falling edge of (MCs* + MRd*)	_	2* Clk + 10 <sup>(1)(3)</sup>	ns
t <sub>dis</sub>	Disable, MData[7:0] from the rising edge of (MCs* + MRd*)	2	13	ns
t <sub>enzl</sub>	Enable, MRdy from the falling edge of (MCs* + MRd*)	1	10	ns
t <sub>dislz</sub>	Disable, MRdy from the rising edge of (MCs* + MRd*)	2 x Clk +1	3 x Clk +10	ns

<sup>(1)</sup> Due to internal sampling mechanisms used, these times are specified in clock cycles rather than absolute values. For these calculations Clk equals the period of clock selected via the Clk pin (either 26 ns or 52 ns; see Section 2.6).

Timing starts with either MCs\* or MRd\*, whichever occurs last. Timing starts with either MCs\* or MRd\*, whichever occurs last. When reading from internal Trace buffers,  $t_{pd} = 19.7$  ns.

#### 5.1 Timing Specifications

Figure 5-6. Asynchronous Mode, Write Timing




Table 5-5. Asynchronous Mode, Write Timing Table (High-Performance Access Time)

Label	Description	Min	Max	Unit
t <sub>pwl</sub>	Pulse Width Low, (MCs* + MWr*) <sup>(2)</sup>	2 x Clk + 15 ns <sup>(1)</sup>	_	ns
t <sub>pwh</sub>	Pulse Width High, (MCs* + MWr*)	Clk + 15 ns <sup>(1)</sup>	_	ns
t <sub>s1</sub>	Setup, MAddr[6:0] to the falling edge of (MCs* + MWr*)	2	_	ns
t <sub>h1</sub>	Hold, MAddr[6:0] from the rising edge of (MCs* + MWr*)	7	_	ns
t <sub>s2</sub>	Setup, MData[7:0] from the falling edge of (MCs* + MWr*)	_	1 Clk <sup>(1)</sup>	ns
t <sub>h2</sub>	Hold, MData[7:0] from the rising edge of (MCs* + MWr*)	7	_	ns
t <sub>enzl</sub>	Enable, MRdy from the falling edge of (MCs* + MRd*)	1	10	ns
t <sub>dislz</sub>	Disable, MRdy from the rising edge of (MCs* + MRd*)	41	70	ns

<sup>(1)</sup> Due to internal sampling mechanisms used, these times are specified in clock cycles rather than absolute values. For these calculations Clk equals the period of clock selected via the Clk pin (either 26 ns or 52 ns; see Section 2.6).

<sup>(2)</sup> Timing starts with either MCs\* or MRd\*, whichever occurs last.


5.1 Timing Specifications

### 5.1.2 Transmit UTOPIA Interface Timing

Figure 5-7 and Table 5-6 define the timing requirements and characteristics of the transmit UTOPIA interface. All times provided are in nanoseconds. The output load for this interface is 50 pF.

**NOTE:** Figure 5-7 shows timing only, it does not imply function.

Figure 5-7. Transmit UTOPIA Interface Timing Diagram



Mindspeed Technologies™

5.1 Timing Specifications

ATM Physical Interface (PHY) Devices

Table 5-6. Transmit UTOPIA Interface Timing Table

Label	Description	Min	Max	Unit
t <sub>s1</sub>	Setup, UTxSOC to the rising edge of UTxClk	4	_	ns
t <sub>s2</sub>	Setup, UTxEnb* to the rising edge of UTxClk	4	_	ns
t <sub>s3</sub>	Setup, UTxAddr[4:0] to the rising edge of UTxClk	4	_	ns
t <sub>s4</sub>	Setup, UTxData[15:0] to the rising edge of UTxClk	4	_	ns
t <sub>s5</sub>	Setup, UTxPrty to the rising edge of UTxClk	4	_	ns
t <sub>h1</sub>	Hold, UTxSOC from the rising edge of UTxClk	1	_	ns
t <sub>h2</sub>	Hold, UTxEnb* from the rising edge of UTxClk	1	_	ns
t <sub>h3</sub>	Hold, UTxAddr[4:0] from the rising edge of UTxClk	1	_	ns
t <sub>h4</sub>	Hold, UTxData[15:0] from the rising edge of UTxClk	1	_	ns
t <sub>h5</sub>	Hold, Prty from the rising edge of UTxClk	1	_	ns
t <sub>en</sub>	Enable, UTxClAv from the rising edge of UTxClk	1	4	ns
t <sub>pd</sub>	Propagation Delay, UTxClAv from the rising edge of UTxClk	1	9	ns
t <sub>dis</sub>	Disable, UTxClAv from the rising edge of UTxClk	1	4	ns
t <sub>per</sub>	Period, UTxClk	20	_	ns
t <sub>pwh</sub>	Pulse width high, UTxClk	8	_	ns
t <sub>pwl</sub>	Pulse width low, UTxClk	8	_	ns


5.1 Timing Specifications

#### 5.1.3 Receive UTOPIA Interface Timing

Figure 5-8 and Table 5-7 define the timing requirements and characteristics of the receive UTOPIA interface. All times provided are in nanoseconds. The output load for this interface is 50 pF.

**NOTE:** Figure 5-8 shows timing only, it does not imply function.

Figure 5-8. Receive UTOPIA Interface Timing Diagram



#### 5.1 Timing Specifications

Table 5-7. Receive UTOPIA Interface Timing Table

Label	Description	Min	Max	Unit
t <sub>s1</sub>	Setup, URxEnb* to the rising edge of URxClk	4	_	ns
t <sub>s2</sub>	Setup, URxAddr[4:0] to the rising edge of URxClk	4	_	ns
t <sub>h1</sub>	Hold, URxEnb* from the rising edge of URxClk	1	_	ns
t <sub>h2</sub>	Hold, URxAddr[4:0] from the rising edge of URxClk	1	_	ns
t <sub>en1</sub>	Enable, URxSOC from the rising edge of URxClk	2	10	ns
t <sub>pd1</sub>	Propagation Delay, URxSOC from the rising edge of URxClk	1	10	ns
t <sub>dis1</sub>	Disable, URxSOC from the rising edge of URxClk	2	10	ns
t <sub>en2</sub>	Enable, URxData[15:0] from the rising edge of URxClk	2	10	ns
t <sub>pd2</sub>	Propagation Delay, URxData[15:0] from the rising edge of URxClk	1	12	ns
t <sub>dis2</sub>	Disable, URxData[15:0] from the rising edge of URxClk	2	10	ns
t <sub>en3</sub>	Enable, URxPrty from the rising edge of URxClk	2	10	ns
t <sub>pd3</sub>	Propagation Delay, URxPrty from the rising edge of URxClk	1	12	ns
t <sub>dis3</sub>	Disable, URxPrty from the rising edge of URxClk	2	10	ns
t <sub>en4</sub>	Enable, URxClAv from the rising edge of URxClk	1	8	ns
t <sub>pd4</sub>	Propagation Delay, URxCIAv from the rising edge of URxCIk	1	10	ns
t <sub>dis4</sub>	Disable, URxCIAv from the rising edge of URxCIk	1	8	ns
t <sub>per</sub>	Period, URxClk	20	_	ns
t <sub>pwh</sub>	Pulse width high, URxClk	8	_	ns
t <sub>pwl</sub>	Pulse width low, URxClk	8	_	ns

5.1 Timing Specifications

#### 5.1.4 JTAG Interface Timing

Figure 5-9 and Table 5-8 define the timing requirements and characteristics of the JTAG interface.

Figure 5-9. JTAG Timing Diagram




Table 5-8. JTAG Timing Table

Symbol	Description	Min	Max	Unit
t <sub>en</sub>	Enable, TDO from the falling edge of TCK	0.6	5	ns
t <sub>pd</sub>	Propagation Delay, TDO from the falling edge of TCK	0.6	5	ns
t <sub>s1</sub>	Setup, TDI to the rising edge of TCK	2	_	ns
t <sub>s2</sub>	Setup, TMS to the rising edge of TCK	2	_	ns
t <sub>h1</sub>	Hold, TDI from the rising edge of TCK	6	_	ns
t <sub>h2</sub>	Hold, TMS from the rising edge of TCK	6	_	ns
t <sub>pwh</sub>	Pulse width high, TCK	16	_	ns
t <sub>pwl</sub>	Pulse width low, TCK	16	_	ns
t <sub>dis</sub>	Disable, TDO from the falling edge of TCK	0.8	5	ns
t <sub>rec</sub>	Recovery time, TCK from the rising edge of TRST*	2.5	_	ns
t <sub>per</sub>	Period, TCK	40	_	ns

#### 5.1.5 One-second Interface Timing

Figure 5-10 and Table 5-9 show the timing requirements and characteristics of the One-second interface. These output values are measured into a 20 pF load.

Figure 5-10. One-second Timing Diagram




Table 5-9. One-second Timing Table


Symbol	Description	Min	Max	Unit
t <sub>per</sub>	Period, 8kHzIn	125	125	μs
t <sub>pwh1</sub>	Pulse Width High, 8kHzIn	10	_	ns
t <sub>pwl</sub>	Pulse Width Low, 8kHzIn	10	_	ns
t <sub>pdlh</sub>	Propagation Delay Low-to-high, OneSecOut from the rising edge of 8kHzIn	2	9	ns
t <sub>pdhl</sub>	Propagation Delay High-to-low, OneSecOut from the rising edge of 8kHzIn		6	ns
t <sub>pwh2</sub>	Pulse Width High, OneSecIn	22	_	ns

5.1 Timing Specifications

#### 5.1.6 Data Link Timing

Figure 5-11 and Table 5-10 show the receive timing requirements and characteristics for the Data Link. Figure 5-12 and Table 5-11 show the transmit timing requirements and characteristics for the Data Link.

Figure 5-11. Data Link Receive Timing Diagram



500035\_037a

Table 5-10. Data Link Receive Timing Table

Symbol	Description	Min	Typical	Max	Unit
t <sub>pwh</sub>	Time for clock output high (average)	_	1030	_	ns
t <sub>pwl</sub>	Time for clock output low	_	50	_	ns
t <sub>pd1</sub>	Propagation delay: Rising edge of sync to next falling — 825 — edge of clock		_	ns	
t <sub>pd2</sub>	Propagation delay: Falling edge of sync to next falling edge of clock	_	852	_	ns
t <sub>setup</sub>	Setup time: clock to data valid		50	_	ns
t <sub>per</sub>	Period	_	125,000	_	ns

Figure 5-12. Data Link Transmit Timing Diagram




Table 5-11. Data Link Transmit Timing Table

Symbol	ol Description		Typical	Max	Unit
t <sub>pwh</sub>	owh Time for clock output high		50	_	ns
t <sub>pwl</sub>	t <sub>pwl</sub> Time for clock output low		1030	_	ns
t <sub>pd</sub>	Propagation delay: edge of indicator to rising edge of clock		780	_	ns
t <sub>setup</sub>	t <sub>setup</sub> Setup time: data valid to rising edge of clock — 15		_	ns	
t <sub>hold</sub>	Hold time: clock edge to data invalid	_	15	_	ns

5.2 Absolute Maximum Ratings

## 5.2 Absolute Maximum Ratings

The absolute maximum ratings listed in Table 5-10 are the maximum stresses that the device can tolerate without risking permanent damage. These ratings are not typical of normal operation of the device. Exposure to absolute maximum rating conditions for extended periods of time may affect the device's reliability. This device should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.

Table 5-12. Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5 to +4.6 V
V <sub>GG</sub> Pin	+6.0 V
Storage Temperature	–40 °C to 125 °C
Lead Temperature	+240 °C for 10 sec.
Junction Temperature	+125 °C
Static Discharge Voltage—Human Body Model	±1500 V @ 25 °C
Static Discharge Voltage—Charged Device Model	±400 V @ 25 °C
Latch-up Current	±400 mA @ 25 °C
FIT Rate Value	TBD
$\theta_{JA}$	40 °C/W with no airflow, 36 °C/W at 1.5 m/s airflow
θ <sub>JC</sub>	6.5 °C/W

#### 5.3 DC Characteristics

This section describes the DC characteristics of the CX28250. Table 5-13 lists general DC characteristics.

Table 5-13. DC Characteristics

Parameter	Min	Typical	Max	Unit	Conditions	
Input Low Voltage (VIL)	_	_	_	_	_	
5 V-Tolerant TTL	0	_	0.8	VDC	_	
_	_	_	_	_	_	
Input High Voltage (VIH)	_	_	_	_	_	
5 V-Tolerant TTL	2.0	_	5.25	VDC	_	
_	_	_	_	_	_	
TTL Output Low Voltage (VOL)	_	_	0.4	VDC	I <sub>OH</sub> = 4.0 mA	
TTL Output High Voltage (VOH)	2.4	_	_	VDC	I <sub>OH</sub> = 1500 μA	
Pullup Resistance (Rpu) (all pins except LPLLCIk)	35	_	140	kΩ		
Input Leakage Current (all pins except LPLLCIk)	-10	_	10	μА	Vin = PWR or GND	
LPLLCIk Pull-down Resistance	85	_	370	kΩ	Vdd + 5%	
Three-state Output Leakage Current	-10	_	10	μА	Vout = PWR or GND	
Input Capacitance	_	_	7	pF	_	
Output Capacitance	_	_	7	pF	_	
Bidirectional Capacitance	_	_	7	pF	_	
Operating Power Consumption Processing Cells	_	530	_	mW	Transmitter driving 50 Ω PECL load UTOPIA Tx/Rx Clock at 22 MHz	
Operating Current	_	160	_	mA	_	
NOTE(S): All outputs are TTL drive levels and can be used with 3 V CMOS or 5 V TTL logic.						

Mindspeed Technologies™

5.3 DC Characteristics

#### 5.3.1 PECL—Input

The PECL input DC characteristics are shown in Table 5-14.

Table 5-14. PECL-Input DC Characteristics

Symbol	Parameter	Min.	Typical	Max.	Conditions
V <sub>ref</sub>	Mid-point of V <sub>ih</sub> and V <sub>il</sub>	_	Vdd - 1.4	_	_
V <sub>ih</sub>	Input Voltage (high level)	Vdd – 1.2	Vdd – 1.0	Vdd – 0.9	_
V <sub>iI</sub>	Input Voltage (low level)	Vdd – 2.0	Vdd – 1.75	Vdd – 1.6	_
V <sub>diff</sub>	Differential Voltage	200	400	800	mV
NOTE(S): All PECL voltages are referenced to ground.					

#### 5.3.2 PECL—Output

The PECL output DC characteristics are shown in Table 5-15.

Table 5-15. PECL-Output DC Characteristics

Symbol	Parameter	Min.	Typical	Max.	Conditions			
V <sub>diff</sub>	Differential Voltage	700	750	1000	mV			
V <sub>ol</sub>	Static DC LOW level	Vdd – 2.1	Vdd – 1.75	Vdd - 1.7	(1)			
V <sub>oh</sub>	Static DC HIGH level	Vdd – 1.2	Vdd - 1.0	Vdd - 0.80	(1)			
<b>NOTE(S)</b> : (1) 100 Ω□ι	NOTE(S):							

## 5.3.3 Single-ended PECL Input (SIGDET)

The single-ended PECL input DC characteristics are shown in Table 5-16.

Table 5-16. Single-ended PECL Table

Symbol	Parameter	Minimum	Typical	Maximum
V <sub>ih</sub>	_	2.13 V	_	
V <sub>il</sub>	_	_	_	1.95 V
l <sub>ih</sub>	_	_	_	10 μΑ
I <sub>il</sub>	_	-10 μA	_	_

5.4 CX28250 Electrical and Mechanical Description

ATM Physical Interface (PHY) Devices

# 5.4 CX28250 Electrical and Mechanical Description


This section describes the mechanical characteristics of the CX28250.

5.4 CX28250 Electrical and Mechanical Description

#### 5.4.1 CX28250 Mechanical Drawing

The various views of the CX28250 mechanical drawing are shown in Figure 5-13, Figure 5-14, and Figure 5-15.

Figure 5-13. 156-Pin Ball Gate Array (BGA) Package—Top and Side Views



500035\_037c

Figure 5-14. 156-Pin Ball Gate Array (BGA) Package—Bottom View





Figure 5-15. Land Patterns for the CX28250



# **Appendix A PECL Applications**

This section provides application examples for the PECL interface.

#### A.1 CX28250 to 3.3 V PMD

If using a PMD that does not output a low level voltage (sink current during a logic 0) the network shown in Figure A-1 should be used. Resistors  $R_1$  and  $R_2$  must satisfy two equations.

First, since the Vcc supply and ground both provide a path for the high frequency current, resistors  $R_1$  and  $R_2$  are treated as if they were in parallel, ignoring the extremely high impedance of the PECL input.

$$Z_0 = \frac{R_1 \times R_2}{(R_1 + R_2)}$$

where:  $Z_0$  is the characteristic impedance of the circuit board trace. This matching network should be as close to the destination as possible. An overview of circuit board trace impedance is given in Section 3.2.2.


Second, R<sub>1</sub> and R<sub>2</sub> form a voltage divider network that establishes the low-level voltage.

$$V_{il} = \frac{V_{cc} \times R_2}{(R_1 + R_2)}$$

For example: if  $Z_0$  = 50  $\Omega$ ,  $V_{il}$  = 1.65 V, and  $V_{cc}$  = 3.3 V then  $R_1$  = 100  $\Omega$  and  $R_2$  = 100  $\Omega$ .

A.1 CX28250 to 3.3 V PMD

#### Figure A-1. CX28250 to 3.3 V PMD Diagram



**NOTE(S):**  $C_1 = 220 \text{ pF RF grade capacitor}$ 

### A.2 CX28250 to 5 V PMD Inputs

When connecting the CX28250 3.3 V PECL outputs to 5 V PECL inputs, ensure that the lines are properly terminated. In addition, the input voltage levels must be shifted. Both can be accomplished by the circuits in Figure A-3.

The termination impedance is given by:

$$Z_0 = \frac{(R_3 + R_4) \times R_5}{(R_3 + R_4 + R_5)}$$

The outputs of the CX28250 need to be biased near  $V_{ref}(2.0\ V)$ . Therefore:

$$V_{ref} = \frac{V_{cc} \times R_5}{(R_3 + R_4 + R_5)}$$

Furthermore,  $V_{ih}$  and  $V_{il}$  going to the PMD are given by:

$$V_{ih} = \frac{(V_{cc} - V_{oh}) \times R_4}{(R_3 + R_4)} + V_{oh}$$

where: Voh is the high level output from the CX28250 and:

$$V_{il} = \frac{(R_3 + R_4) \times V_{cc}}{(R_3 + R_4 + R_5)}$$

Using the values:

 $R_3 = 75 \Omega$ 

 $R_4 = 52 \Omega$ 

 $R_5 = 82.5 \Omega$ 

 $V_{oh} = 2.5 \text{ V}$ 

results in:


 $V_{ref} = 1.968 \text{ V}$  $V_{ih} = 3.52 \text{ V}$ 

 $V_{i1} = 3.03 \text{ V}$ 

These values are well within the desired ranges and provide adequate voltage differential for the PMD.

A.2 CX28250 to 5 V PMD Inputs

Figure A-2. CX28250 PECL to 5 V PECL (Capacitive Coupled) Interface




#### Note:

- 1. The 100 ohm resistor is built in the CX28250 for the LRxData+ and LRxData- termination.
- 2. The LTxData+ and LTxData- outputs are internally biased and therefore do not require external bias resistors.
- 3. The termination resistors on the LSigDet input are necessary only for transceivers with a PECL level signal detect (SD) output. The resistors should have a tolerance of 1%.

500035\_055

A.2 CX28250 to 5 V PMD Inputs

Figure A-3. CX28250 to 5 V PMD Inputs Diagram



A.3 CX28250 to 5 V PMD Outputs

## A.3 CX28250 to 5 V PMD Outputs

The recommended termination and level shifting circuit for connecting 5.0 V PECL outputs to the CX28250 3.3 V PECL inputs is illustrated in Figure A-4. The line termination impedance is demonstrated in the following equation:

$$Z_0 = \frac{(R_7 + R_8) \times R_6}{(R_6 + R_7 + R_8)}$$

The outputs of the 5 V PECL should be biased at around  $V_{\rm ref}$ , which is generally  $V_{\rm cc}$ -2.0. Therefore:

$$3.0V = \frac{(R_7 + R_8) \times V_{cc}}{(R_6 + R_7 + R_8)}$$

If you select:

 $R_6 = 82.5 \Omega$ 

 $R_7 = 56 \Omega$ 

 $R_8 = 75 \Omega$ 

 $Z_0 = 50 \Omega$ 

Then the low level input voltage, V<sub>il</sub>, going to the CX28250 is:

$$V_{il} = \frac{5.0 \times R_8}{(R_6 + R_7 + R_8)} = 1.76V$$

This is well below the maximum of  $V_{ref}$ -0.06 V.


Given that the  $V_{oh}$  for 5 V PECL is around  $V_{cc}$ -1.3 V, then  $V_{ih}$  for the CX28250 is:

$$V_{ih} = \frac{3.7 \times R_8}{(R_7 + R_8)} = 2.1 V$$

Not only is this above the minimum ( $V_{ref}$ +0.06), but it provides a differential of 340 mV.


A.3 CX28250 to 5 V PMD Outputs

Figure A-4. CX28250 to 5 V PMD Outputs Diagram



The ideal PECL Layout is illustrated in Figure A-5.

Figure A-5. PECL Layout Diagram (3.3 V Inputs)



A.3 CX28250 to 5 V PMD Outputs

# **Appendix B Related Standards**

The following is a list of standards relevant to the CX28250.

- ATM Forum UNI Specification 94/0317:
- ATM Forum—ATM User Network Interface Spec. V3.1, Sept. 1994
- ATM Forum Utopia Level 1 Specification, Ver. 2.01, af-phy-0017.000
- ATM Forum Utopia Level 2 Specification, Ver. 1.0, af-phy-0039.000
- ATM Forum—ATM-PHY/95-0766R2: WIRE Specification
- Bellcore Specification T1S1/92-185
- Bellcore Spec. GR-253-CORE: Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, Issue 1, Dec. 1994
- ITU Recommendation I.432, "B-ISDN User Network Interface—Physical Interface Specification," June 1990
- ITU Recommendation G.707, "Network node interface for the synchronous digital hierarchy (SDH)," 1996
- ITU Recommendation G.709, "Synchronous Multiplexing Structure," 1990
- ITU Recommendation G.804, "ATM Cell Mapping into Pleisiochronous Digital Hierarchy (PDH)"
- ITU Recommendation Q.921: ISDN User-Network Interface Data Link Layer Specification, 03/93
- ANSI T1.105: Synchronous Optical Network (SONET)—Basic Description Including Multiplex Structure, Rates and Formats, 1995
- ANSI T1.627-1993: Broadband ISDN—ATM Layer Functionality and Specification
- I.610: B-ISDN Operation and maintenance Principles and Functions
- GR-1248: Generic Requirements for Operation of ATM Network Elements

All of these documents can be obtained from the following companies:

Bellcore PCI Special Interest Group Customer Service P.O. Box 14070 8 Corporate Place - Room 3C-183 Portland, OR 97214

Piscataway, NJ 08854-4156 1-800-433-5177 1-800-521-CORE 1-503-797-4207

For ITU documents: ATM FORUM

Omnicom The ATM Forum
Phillips Business Information 303 Vintage Park Drive
1201 Seven Locks Road, Foster City, CA 94404-1138


Suite 300 ANSI

Potomac, MD 20854 11 West 42nd Street 1-800 OMNICOM (666-4266) New York, NY 10036 1-212-642-4900


# **Appendix C Register Summary**

This appendix is a quick reference to the most commonly used CX28250 registers. It lists the bits that are contained in each register.


Table C-1. CX28250 Register Summary (1 of 9)




**Table C-1. CX28250 Register Summary** (2 of 9)




**Table C-1. CX28250 Register Summary** (3 of 9)




**Table C-1. CX28250 Register Summary** (4 of 9)




**Table C-1. CX28250 Register Summary** (5 of 9)




**Table C-1. CX28250 Register Summary** (6 of 9)




**Table C-1. CX28250 Register Summary** (7 of 9)



**Table C-1. CX28250 Register Summary** (8 of 9)



**Table C-1. CX28250 Register Summary** (9 of 9)





#### www.mindspeed.com

General Information: U.S. and Canada: (800) 854-8099 International: (949) 483-6996 Headquarters - Newport Beach 4311 Jamboree Rd. P.O. Box C Newport Beach, CA. 92658-8902