DPD1MX16M2H3

#### **PRELIMINARY**

#### **DESCRIPTION:**

The DPD1MX16M2H3 "STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) stacked and leaded for surface mount applications. The module is configured as a four-high stack with dual sided Gullwing leads and packs 16-Megabits of CMOS DRAM in an area just over one-half square inch (0.539 in<sup>2</sup>), while maintaining a height of only 0.356 inches.

The DPD1MX16M2H3 contains four individual 512K x 8 DRAMs, packaged in their own hermetically sealed SLCC making the module suitable for commercial, industrial and military applications.


The module can be organized as 1Meg x 16 or 2Meg x 8 and has a Fast Page Mode as a high speed access mode.


By using SLCCs, the "Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.

#### **FEATURES:**

- Organizations Available: 1Meg x 16, 2Meg x 8
- Access Times: 70, 80, 100ns
- 1,024 Refresh Cycles (16ms)
- Single +5V Power Supply, ±10% Tolerance
- 3 Variations of Refresh:
  - RAS Only Refresh
  - CAS before RAS Refresh
  - Hidden Refresh
- Common Data Inputs and Outputs
- 40-Pin Dual Sided Gullwing STACK Package

PIN NAMES						
A0 - A9	Address Inputs					
I/O0 - I/O15	Data Input/Output					
RASO, RAS1	Row Address Strobes					
CASO, CAS1	Column Address Strobes					
WE	Write Enable					
ŌĒ	Output Enable					
$V_{DD}$	Power (+ 5V)					
Vss	Ground					
N.C.	No Connect					





PIN-OUT DIAGRAM	
VDD 1	40 VSS 39 I/O7 38 I/O15 37 I/O6 36 I/O14 35 I/O13 33 I/O4 332 I/O12 31 CAS0 30 CAS1 29 N.C. 27 OE 28 A8 25 A7 24 A6 23 A5 22 A4 21 VSS

	ABSOLUTE MAXIMUM RATINGS								
Symbol	Parameter	Value	Units						
Tstc	Storage Temperature	-55 to +125	°C						
TBIAS	Temperature Under Bias	-10 to +80	°C						
V <sub>I/O</sub>	Voltage on Any Pin	-2.0  to  +7.0	V						
$V_{DD}$	V <sub>DD</sub> Supply Voltage	-1.0 to +7.0	V						
Ιουτ	Output Current	50	mA						

	CAPACITANCE: t <sub>A</sub> = 25°C, f = 1MHz								
Symbol	Parameter	Max	Unit	Condition					
C <sub>ADR</sub>	Address Input	30							
C <sub>I2</sub>	CAS Input	15	pF						
C <sub>I3</sub>	RAS Input	15		VIN - OV					
Cwe	Write Enable	30	] "	1111 - 01					
COE	Output Enable	30							
C <sub>I/O</sub>	Data Input/Output	25							


RECC	RECOMMENDED OPERATING CONDITIONS										
Symbol	Parameter		Min.	Тур.	Max.	Units					
V <sub>DD</sub>	Supply Voltage	4.5	5.0	5.5	V						
VıL	Input Low Voltage	-1.0		8.0	V						
ViH	Input High Vo	2.4		$V_{DD} + 1.0$	V						
	Operating	C	0	+25	+ 70						
$T_{A}$	Operating Temperature		<b>-4</b> 0	+25	+85	°C					
	remperature		-55	+25	+110						

NOTE:	ΑII	voltages	referenced	to	Va.

OUTPUT LOAD							
Load	CL	Parameters Measured					
_1	100pF	except t <sub>CLZ</sub>					
2	5pF	tcız					

AC TEST CONDITIONS					
Input Pulse Levels	0V to 3.0V				
Input Pulse Rise and Fall Times	5ns *				
Input Timing Reference Levels	1.5V				
Output Timing Reference Levels	1.5V				

<sup>\*</sup> Transition measured between 0.8V and 2.2V.



	DC (	OPERATING CHARACTERISTICS				
Symbol	ymbol Characteristic Conditions —		Limits			Units
Icc <sub>1</sub>	Standby Current: TTL	RAS = CAS = V <sub>IH</sub>	-	Min.	Max. 8	mA
Icc2	Standby Current: CMOS 25	$\overline{RAS} = \overline{CAS} = V_{DD} - 2.0V$			4	mA
I <sub>CC3</sub>	Operating Current: 3,4,29 Random READ/WRITE	RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min.	-	245 480	mA	
I <sub>CC4</sub>	Operating Supply Current: 3,4,29 FAST-PAGE-MODE	RAS = V <sub>IL</sub> , CAS, Address Cycling: tPC = tPC min.; t <sub>CP</sub> , t <sub>ASC</sub> = 10ns		225 440	mA	
Iccs	Refresh Current: RAS ONLY 3,29	One RAS Cycling, CAS = VIH: tRC = tRC min.			245	mA
I <sub>CC5</sub>	Refresh Current: RAS ONLY 3,29	Two RAS Cycling, $\overline{CAS} = V_{IH}$ : $t_{RC} = t_{RC}$ min.			480	mA
I <sub>CC6</sub>	Refresh Current: CBR <sup>3</sup>	One RAS Cycling, One CAS Cycling Address Cycling: trc = trc min.			235	mA
I <sub>CC6</sub>	Refresh Current: CBR <sup>3</sup>	Two RAS Cycling, Two CAS Cycling, Address Cycling: trc = trc min.			440	mA
$V_{OL}$	Output Low Voltage	lot = 4.2mA			0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -5mA		2.4		V

TRUTH TABLE										
OPERATING MC	)DE	RAS	CAS	WĒ	ŌĒ	ADD	RESS	DATA		
OPERATING MODE		ICAS		***	OL.	t <sub>R</sub>	tc	OUTPUT		
Standby		Н	H→X	X	X	X	X	HIGH-Z		
Read Cycle		L	L	Ι	L	ROW	COL	Data-Out		
Early Write Cycle *		L	L	L	Х	ROW	COL	Data-In		
Read - Write Cycle *		L	Ĺ	H→L	L→H	ROW	COL	Data-Out, Data-In		
Fast - Page - Mode	1st Cycle	L	H→L	Н	L	ROW	COL	Data-Out		
Read Cycle	2nd Cycle	L	H→L	Н	L	N/A	COL	Data-Out		
Fast - Page - Mode	1st Cycle *	L	H→L	L	Х	ROW	COL	Data-In		
Write Cycle	2nd Cycle *	L	H→L	L	X	N/A	COL	Data-In		
Fast - Page - Mode	1st Cycle *	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In		
Read Write Cycle	2nd Cycle *	Ĺ	H→L	H→L	L→H	N/A	COL	Data-Out, Data-In		
Hidden Befrech Cycle	READ	L→H→L	L	Ĺ	L	ROW	COL	Data-Out		
Hidden Refresh Cycle	WRITE *	L→H→L	Ţ	F	Х	ROW	COL	Data-In		
RAS - Only Refresh Cycle	RAS - Only Refresh Cycle		Н	Х	Х	ROW	N/A	HIGH-Z		
CBR Refresh Cycle		H→L	L	Х	Х	Х	Х	HIGH-Z		

H = HIGH, L = LOW, X = Don't Care.

#### **FUNCTIONAL DESCRIPTION**

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. First, RAS is used to latch 10 bits (AO - A9) then, CAS latches 9 bits (AO - A8).

The CAS control also determines whether the cycle will be a refresh cycle (RAS - ONLY) or an active cycle (READ, WRITE or READ - WRITE) once RAS goes LOW.

READ or WRITE cycles are selected by WE. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting I/O0 through I/O7. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (HIGH-Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ - WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by  $\overline{OE}$  and  $\overline{WE}$ .

FAST - PAGE - MODE operations allow faster data operations (READ, WRITE or READ - MODIFY - WRITE) within a row-address-defined (A0 - A9) page boundary. The FAST - PAGE - MODE cycle is always initiated with a row-address strobed-in by RAS followed by a common - address strobed in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-address, thus executing faster memory cycles. Returning RAS HIGH terminated the FAST - PAGE - MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and excluding any RAS cycle (READ-WRITE) or RAS REFRESH cycle (RAS - ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses (AO - A9) are included at least every 16ms. regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row - address control.

<sup>\*</sup> EARLY WRITE only.


	A.C. OPERATING AND CHARACTERISTICS									
No	Symbol	Parameter	70ns			0ns	10	)Ons	Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Onit	
1	trc	Random Read or Write Cycle Time	130		150		1 <i>7</i> 0		ns	
2	trwc	Read - Write Cycle Time	175	ļ	195		215		ns	
3	tPC	FAST - PAGE - MODE Read or Write Cycle Time	40		45		55		ns	
4	t <sub>PRW</sub> C	FAST - PAGE - MODE Read - Write Cycle Time	95		100		110		ns	
_5	trac	Access Time from RAS 14		70		80		100	ns	
6	tcac	Access Time from CAS 15		20		20		20	ns	
7	toe	Output Enable Time		20		20		20	ns	
8	taa	Access Time from Column - Address		35		40		45	ns	
9	tcpa	Access Time from CAS precharge		40		45		50	ns	
10	tras	RAS Pulse Width	<i>7</i> 0	100,000	80	100,000	100	100,000	ns	
11	trasp	RAS Pulse Width (FAST - PAGE - MODE)	70	100,000	80	100,000	100	100,000	ns	
12	tash	RAS Hold Time	20		20		20		ns	
13	trp	RAS Precharge Time	50		60		80		ns	
14	tcas	CAS Pulse Width	20	100,000	20	100,000	20	100,000	ns	
15	tсsн	CAS Hold Time	70		80		100		ns	
16	tcpn	CAS Precharge Time 16	10		10		10		ns	
17	tce	CAS Precharge Time (FAST - PAGE - MODE)	10		10		10		ns	
18	trcD	RAS to CAS Delay Time 17	20	50	20	60	20	70	ns	
19	tcrp	CAS to RAS Precharge Time	10		10		10		ns	
20	tasr	Row Address Setup Time	0		0		0		ns	
21	trah	Row Address Hold Time	10		10		10		ns	
22	trad	RAS to Column Address Delay Time 18	15	35	15	40	15	45	ns	
23	tasc	Column Address Setup Time	0		0		0		ns	
24	tcah	Column Address Hold Time	15		15		15		ns	
25	tar	Column Address Hold Time to RAS	55		60		65		ns	
26	IRAL	Column Address to RAS Lead Time	35		40		45		ns	
27	trcs	Read Command Setup Time 26	0		0		0		ns	
28	trch	Read Command Hold Time to CAS 19, 26	0		0	· ·	0		ns	
29	trrh	Read Command Hold Time to RAS 19	0		0		0		ns	
30	tclz	CAS to Output In LOW-Z 30	3	$\vdash$	3		3		ns	
31	toff	Output Buffer Turn-Off Delay Time 20, 28, 30	3	15	3	15	3	15	ns	
32	top	Output Disable Time <sup>28, 30</sup>	3	15	3	15	3	15	ns	
33	twcs	Write Command Setup Time <sup>21, 26</sup>	0		0		0		ns	
34	twch	Write Command Hold Time <sup>26</sup>	10		10		10		ns	
35	twcr	Write Command hold Time to RAS 26	55	<del>                                     </del>	60		70		ns	
36	twp	Write Command Pulse Width 26	10		10	T	10		ns	
37	tRWL	Write Command to RAS Lead Time <sup>26</sup>	20		20		20		ns	
38	tcwL	Write Command to CAS Lead Time <sup>26</sup>	20	1	20		20		ns	
39	tos	Data-In Setup Time 22	0		0		0		ns	
40	t <sub>DH</sub>	Data-In Hold Time <sup>22</sup>	15	† · · · · · · · · · · · · · · · · · · ·	15		15		ns	
41	tohr	Data-In Hold Time to RAS	55		60		70		ns	
42	trwp	RAS to WE Delay Time 21	95		105		120		ns	
43	tawb	Column Address to WE Delay Time 21	60		65		70		ns	
7.5	L (AWD	Column Address to WE Delay Time	1 30	I	33	1		1	1 .15	


	A.C. OPERATING AND CHARACTERISTICS (Continued)									
No	Symbol	Parameter	70	0ns	80	Ons	10	00ns	Unit	
-10.	Symbol	, and incici	Min.	Max.	Min.	Max.	Min.	Max.	Onit	
44	tcwD	CAS to WE Delay Time 21	45		45		45		ns	
45	t⊤	Transition Time (Rise or Fall) 9, 10	3	50	3	50	3	50	ns	
46	tref	Refresh Period (1,024 cycles)		10		10		10	ms	
47	<b>t</b> RPC	RAS to CAS Percharge Time	0		0		0	_	ns	
48	tcsr	CAS Setup Time (CBR Refresh Cycle) 5	10		10		10	-	ns	
49	tchr	CAS Hold Time (CBR Refresh Cycle) 5	10		10		10		ns	
50	twrs	MASKED WRITE Command to RAS Setup Time <sup>26</sup>	0		0		0		ns	
51	twrH	WE Hold Time to RAS (MASKED WRITE) 26	15		15		15		ns	
52	toeh	OE Hold Time from WE During <sup>27</sup> READ - MODIFY - WRITE Cycle	20		20		20		ns	
53	tord	OE Setup prior to RAS during HIDDEN REFRESH Cycle	0		0		0		ns	


#### **NOTES:**


- 1. All voltages are referenced to Vss.
- 2. This parameter is sample. VDD 5V ± 10%; f = 1MHz.
- 3. Icc is dependent on cycle rates
- ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper operation is assured. The eight RAS cycle wake-ups should be repeated any time the tggr refresh requirement is exceeded.
- 8. AC Characteristics assume tT = 5ns.
- VIH (min) and VIL (max.) are reference levels for measuring timing
  of input signals. Transition times are measured between VIH and
  VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monatomic manner.
- 11. If CAS = VIH, data output is high impedance.
- If CAS = V<sub>IL</sub>, data output may contain data from the last valid READ cycle.
- 13. Measured with the load equivalent of two TTL gates and 100pF,  $V_{OH}=2.0V$  and  $V_{OL}=0.8V$ .
- 14. Assumes that tRCD < tRCD (max.). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.</p>
- Assumes that tRCD ≥ tRCD (max.).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCPN.
- Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD is greater than the specified tRCD (max.) limit, access time is controlled exclusively by tCAC.
- Operation within the tRAD limit ensures that tRCD (max.) can be met. tRAD (max.) is specified as a reference point only; if tRAD is greater than the specified tRAD (max.) limit, access time is controlled exclusively by tAA.


- 19. Either tRCH or tRRH must be satisfied for a READ cycle.
- 20. topp (max.) defines the time at which the output achieves the open circuit condition; it is not a reference to V<sub>OH</sub> or V<sub>OL</sub>.
- 21. twcs, tRwD, tAwD and tcwD are restrictive operating parameters in LATE WRITE and READ MODIFY WRITE cycles only. If twcs ≥ twcs (min.), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (min.), tAWD ≥ tAWD (min.) and tcwD ≥ tCWD (min.), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE = controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ- MODIFY WRITE cycles.
- During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE - WRITE or READ - MODIFY WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case WE = LOW and OF = HIGH.
- 25. All other inputs at VDD -0.2V.
- 26. Write command is defined as WE going LOW.
- 27. LATE WRITE and READ MODIFY WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after toeh is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 28. The DQs open during READ cycles once top or top occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- 29. Column Address changed once while RAS = VIL and CAS = VIH
- 30. The 3ns minimum is a parameter guaranteed by design.






















#### NOTES


- [1] Once trass (min.) is met, and RAS remains LOW, the DRAM will enter SELF REFRESH mode.
- [2] Once trps is satisfied, a complete burst of all rows should be executed.








NOTE:

[1] Do not drive data prior to HIGH-Z; that is completion of toff. topp is equal of toff + tos (min.) + guardband between data-out and driving new data-in









Dense-Pac Microsystems, Inc.
7321 Lincoln Way ◆ Garden Grove, California 92641-1428