

256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs

IDT71V3548S IDT71V3548SA

Features

- 256K x 18 memory configurations
- Supports high performance system speed 133 MHz (4.2 ns Clock-to-Data Access)
- ◆ ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- ◆ 3.3V power supply (±5%), 3.3V I/O Supply (VDDQ)
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

Description

The IDT71V3548 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT^{TM} , or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V3548 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ($\overline{\text{CEN}}$) pin allows operation of the IDT71V3548 to be suspended as long as necessary. All synchronous inputs are ignored when ($\overline{\text{CEN}}$) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V3548 has an on-chip burst counter. In the burst mode, the IDT71V3548 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V3548 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

i iii Descripti	on oanmar y		
A0-A17	Address Inputs	Input	Synchronous
∇E1, CE2, ∇E2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O15, I/OP1-I/OP2	Data Input / Output	VO	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

52% tbl 01

MAY 2002


Pin Definition⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/ $\overline{\text{LD}}$ low, $\overline{\text{CEN}}$ low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	$ADV/\overline{LD} \ \text{is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} \ \text{is low with the chip deselected, any burst in progress is terminated. When } ADV/\overline{LD} \ \text{is sampled high then the internal burst counter is advanced for any burst that was in progress.} \ \text{The external addresses are ignored when } ADV/\overline{LD} \ \text{is sampled high.}$
R/₩	Read / Write	I	N/A	$R\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When $R\overline{W}$ and ADV/\overline{LD} are sampled low) the appropriate byte write signal (\overline{BW}^1 - \overline{BW}^4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. \overline{BW}^1 - \overline{BW}^4 can all be tied low if always doing write to the entire 36-bit word.
ĈĒ₁, ĈĒ₂	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE₂ to enable the IDT71V3548. (\overline{CE}_1 or \overline{CE}_2 sampled high or CE₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with \overline{CE}_1 and \overline{CE}_2 to enable the chip. CE2 has inverted polarity but otherwise identical to \overline{CE}_1 and \overline{CE}_2 .
CLK	Clock	I	N/A	This is the clock input to the IDT71V3548. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	VO	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation.
ŌĒ	Output Enable	1	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71V3548. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	ı	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3548 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:

 $1. \ \ All \ synchronous \ inputs \ must \ meet \ specified \ setup \ and \ hold \ times \ with \ respect \ to \ CLK.$

Functional Block Diagram



Recommended DC Operating Conditions

-	1410110				
Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Supply Voltage	0	0	0	٧
VIH	Input High Voltage - Inputs	2.0	_	VDD +0.3	٧
VIH	Input High Voltage - I/O	2.0	_	VDDQ +0.3 ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

Grade	Temperature ⁽¹⁾	Vss	V DD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

5296 tbl 05

Temperature and Supply Voltage

NOTES:


1. Ta is the "instant on" case temperature.

Recommended Operating

NOTES:

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. VIH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

Pin Configuration - 256K x 18



Top View 100 TQFP

NOTES:

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ VIL; on the latest die revision this pin supports ZZ (sleep mode).

100 Pin TQFP Capacitance⁽¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Мах.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5296 tbl 07

165 fBGA Capacitance⁽¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	TBD	pF
Cvo	I/O Capacitance	Vout = 3dV	TBD	pF

NOTE: 529

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings (1)

MD201U	te waximum r	tatings ''	
Symbol	Rating	Commercial & Industrial Values	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

NOTES:

- 52% tbl 06


 / RATINGS
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only and
 functional operation of the device at these or any other conditions above those
 indicated in the operational sections of this specification is not implied. Exposure
 to absolute maximum rating conditions for extended periods may affect
 reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

119 BGA Capacitance⁽¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5296 tbl 07a

Pin Configuration - 256K x 18, 119 BGA



Top View

NOTES:

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. G4 and A4 are reserved for future 8M and 16M respectively.
- 3. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- 4. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 5. Pin T7 supports ZZ (sleep mode) on the latest die revision.

Pin Configuration - 256K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	<u>C</u> E₁	BW2	NC	<u>C</u> E₂	CEN	ADV/LD	NC ⁽²⁾	A 8	A10
В	NC	A6	CE2	NC	BW ₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	VOP1
D	NC	VO8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I /O7
Ε	NC	VO9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	VO4
Н	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁵⁾
J	VO12	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	V O3	NC
K	I /O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	VO2	NC
L	VO14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	NC
М	I/O 15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	Vss	NC/TRST(3,4)	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	NC
Р	NC	NC ⁽²⁾	A 5	A 2	NC/TDI ⁽³⁾	A 1	NC/TDO ⁽³⁾	A11	A14	A 15	NC
R	LBO	NC ⁽²⁾	A4	A 3	NC/TMS ⁽³⁾	A 0	NC/TCK ⁽³⁾	A 12	A 13	A16	A 17

5296 tbl 25

NOTES:

- 1. H1, H2, and N7 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. A9, B9, B11, A1, R2 and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively respectively.

Synchronous Truth Table (1)

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	B₩x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X LOAD WRITE		D ⁽⁷⁾
L	Н	Select	L	Χ	External	Х	X LOAD READ	
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Χ	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Χ	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Χ	Х	Х	Χ	Х	Х	SUSPEND ⁽⁴⁾	Previous Value

NOTES:

5296 tbl 08

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. When ADV/\(\overline{\D}\) signal is sampled high, the internal burst counter is incremented. The R/\(\overline{\W}\) signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\(\overline{\W}\) signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $\overline{CE}_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes (1)

OPERATION	R/W	BW 1	BW ₂	BW 3 ⁽³⁾	BW 4 ⁽³⁾
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) ⁽²⁾	L	Н	L	Н	Н
NO WRITE	L	Н	Н	Н	Н

NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for X18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

			•						
	Sequ	Sequence 1 A1 A0		Sequence 2		Sequence 3		Sequence 4	
	A1			Α0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	0	0	1	1	1	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0	

NOTE:

IOIE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (LBO=Vss)


	Sequence 1		Sequ	ence 2	Seque	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

5296 tbl 11

5296 tbl 10

Functional Timing Diagram (1)



5296 drw 03

NOTES

- 1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 , \overline{CE}_2 are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles (2)

Cycle	Address	R/W	ADV/LD	CE ⁽¹⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Х	Х	Load read
n+1	Х	Х	Н	Х	L	Х	Х	Х	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q ₀	Load read
n+3	Х	Х	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	X	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A 2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	Х	Z	Burst read
n+7	X	Х	L	Н	L	Х	L	Q 2	Deselect or STOP
n+8	A 3	Ш	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A 4	Ш	L	L	L	L	Х	D3	Load write
n+11	X	Х	L	Н	L	Х	Х	D3+1	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A 5	Ш	L	L	L	L	Х	Z	Load write
n+14	A 6	Н	L	L	L	Х	Х	Z	Load read
n+15	A 7	Ш	L	L	L	L	Х	D 5	Load write
n+16	Х	Χ	Н	Х	L	L	L	Q6	Burst write
n+17	A 8	Н	L	L	L	Х	Х	D7	Load read
n+18	X	Χ	Н	Х	L	Х	Х	D7+1	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

NOTES:

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation (1)

	- P											
Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	B₩x	ŌĒ	I/O	Comments			
n	A 0	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup			
n+1	Х	Χ	Х	Х	L	Х	Х	Х	Clock Setup Valid			
n+2	Х	Χ	X	Χ	Χ	Χ	L	Q0	Contents of Address Ao Read Out			

NOTES:

5296 tbl 13

5296 tbl 12

H = High; L = Low; X = Don't Care; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

Burst Read Operation (1)

Daiot Roda O Poration											
Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	B₩x	ŌĒ	I/O	Comments		
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup		
n+1	Х	Х	Н	Х	L	Χ	Χ	Χ	Clock Setup Valid, Advance Counter		
n+2	Х	Х	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count		
n+3	Х	Х	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count		
n+4	Х	Х	Н	Χ	L	Χ	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count		
n+5	A 1	Н	L	L	L	Χ	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁		
n+6	Х	Х	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count		
n+7	Х	Χ	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count		
n+8	A 2	Н	L	L	L	Χ	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂		

NOTES:

5296 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance..
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

Write Operation (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments			
n	A 0	L	L	L	L	L	Х	Х	Address and Control meet setup			
n+1	Х	Χ	Х	Χ	L	Χ	Χ	Χ	Clock Setup Valid			
n+2	Х	Χ	Х	Χ	L	Χ	Χ	D ₀	Write to Address Ao			

NOTES:

5296 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Burst Write Operation (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments		
n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup		
n+1	Х	Х	Н	Х	L	L	Х	Χ	Clock Setup Valid, Inc. Count		
n+2	X	Х	Н	Χ	L	L	Х	D ₀	Address Ao Write, Inc. Count		
n+3	Х	Х	Н	Х	L	L	Х	D0+1	Address Ao+1 Write, Inc. Count		
n+4	X	Х	Н	Χ	Ш	Ш	Χ	D0+2	Address A0+2 Write, Inc. Count		
n+5	A1	L	L	L	L	L	Х	D0+3	Address A ₀₊₃ Write, Load A ₁		
n+6	Х	Х	Н	Х	L	L	Х	D ₀	Address Ao Write, Inc. Count		
n+7	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count		
n+8	A 2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2		

- H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H.
 \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

5296 tbl 17

5296 tbl 18

Read Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments	
n	A 0	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup	
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Х	Clock n+1 Ignored	
n+2	A 1	Н	L	L	L	Х	Χ	Х	Clock Valid	
n+3	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored. Data Q₀ is on the bus.	
n+4	X	Χ	Х	Χ	Н	Χ	L	Q0	Clock Ignored. Data Q₀ is on the bus.	
n+5	A ₂	Н	L	L	L	Χ	L	Q ₀	Address Ao Read out (bus trans.)	
n+6	Аз	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out (bus trans.)	
n+7	A4	Н	L	L	L	Χ	L	Q2	Address A2 Read out (bus trans.)	

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

Write Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments		
n	A 0	L	L	L	L	L	Χ	Χ	Address and Control meet setup.		
n+1	Х	Χ	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.		
n+2	A 1	L	L	L	L	L	Х	Х	Clock Valid.		
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.		
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.		
n+5	A 2	L	L	L	L	L	Χ	D ₀	Write Data Do		
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1		
n+7	A 4	L	L	L	L	L	Χ	D2	Write Data D2		

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with CHIP Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Х	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	A 0	Н	L	L	L	Х	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	Н	L	L	L	Х	L	Q0	Address Ao Read out. Load A1.
n+5	X	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	L	Q1	Address A1 Read out. Deselected.
n+7	A 2	Н	L	L	L	Х	Х	Z	Address and control meet setup.
n+8	X	Χ	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	X	Χ	L	Н	L	Х	L	Q2	Address A ₂ Read out. Deselected.

5296 tbl 19

- H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H.
 \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+2	A 0	L	L	L	L	L	Х	Z	Address and Control meet setup
n+3	Х	Χ	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+4	A 1	L	L	L	L	L	Χ	D ₀	Address Do Write in. Load A1.
n+5	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	Х	D1	Address D ₁ Write in. Deselected.
n+7	A 2	L	L	L	L	L	Х	Z	Address and control meet setup.
n+8	Х	Χ	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+9	Х	Х	L	Н	L	Х	Х	D2	Address D2 Write in. Deselected.

- H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H.
 \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$	-	5	μА
Iu	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	V _{DD} = Max., V _{IN} = 0V to V _{DD}	_	30	μA
ILO	Output Leakage Current	Vout = 0V to Vddq, Device Deselected	_	5	μА
Vol	Output Low Voltage	lol = +8mA, VDD = Min.	-	0.4	V
Vон	Output High Voltage	Юн = -8mA, VDD = Min.	2.4	_	٧

NOTE: 5296 tbl 21

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (1) (VDD = 3.3V +/-5%)

		133MHz				100MHz			
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Unit		
ldd	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/LD = X, \ V_{DD} = Max.,$ $V_{IN} \ge V_{IH} \ or \le V_{IL}, \ f = f_{MAX}^{(2)}$	300	310	250	255	mA		
lsb1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., \ V_{IN} \geq V_{HD} \ or \leq V_{LD}, \\ f = 0^{(2,3)}$	40	45	40	45	mA		
ls _{B2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., \ V_{IN} \ge V_{HD} \ or < V_{LD}, \\ f = f_{MAX}^{(2.3)}$	110	120	100	110	mA		
ISB3	Idle Power Supply Current	Device Selected, Outputs Open, $ CEN \geq V_{IH}, V_{DD} = Max., \\ V_{IN} \geq V_{HD} \ or \leq V_{LD}, \ f = f_{MAX}^{(2,3)} $	40	45	40	45	mA		

NOTES: 5296 tbl 22

- All values are maximum guaranteed values
- 2. At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.

AC Test Loads




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions (VDDQ = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpp and ZZ will be internally pulled to Vss if it is not actively driven in the application.

AC Electrical Characteristics


	+/-5%, Commercial and Industrial Temperate	133	133MHz		100MHz	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	7.5		10	_	ns
tr ⁽¹⁾	Clock Frequence	_	133	_	100	MHz
tсн ⁽²⁾	Clock High Pulse Width	2.2		3.2	_	ns
tcL ⁽²⁾	Clock Low Pulse Width	2.2	_	3.2	_	ns
Output Param	neters	•				
tcp	Clock High to Valid Data	_	4.2	_	5	ns
tcdc	Clock High to Data Change	1.5	_	1.5	_	ns
tcl.z ^(3,4,5)	Clock High to Output Active	1.5	_	1.5	_	ns
tchz ^(3, 4,5)	Clock High to Data High-Z	1.5	3	1.5	3.3	ns
toe	Output Enable Access Time	_	4.2	_	5	ns
toLz ^(3,4)	Output Enable Low to Data Active	0	_	0	_	ns
tонz ^(3,4)	Output Enable High to Data High-Z	_	4.2	_	5	ns
Set Up Times	;				ı	I
tse	Clock Enable Setup Time	1.7	_	2.0	_	ns
tsa	Address Setup Time	1.7	_	2.0	_	ns
tsp	Data In Setup Time	1.7	_	2.0	_	ns
tsw	Read/Write (R/W) Setup Time	1.7	_	2.0	_	ns
tsadv	Advance/Load (ADV/LD) Setup Time	1.7	_	2.0	_	ns
tsc	Chip Enable/Select Setup Time	1.7		2.0		ns
tsB	Byte Write Enable (BWx) Setup Time	1.7		2.0	_	ns
Hold Times						
the	Clock Enable Hold Time	0.5		0.5	_	ns
tha	Address Hold Time	0.5		0.5		ns
thd	Data In Hold Time	0.5	_	0.5	_	ns
thw	Read/Write (R/W) Hold Time	0.5	_	0.5	_	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	_	ns
tнc	Chip Enable/Select Hold Time	0.5	_	0.5	_	ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5	_	ns

NOTES:

tf = 1/tcyc.
 Measured as HIGH above 0.6Vppq and LOW below 0.4Vppq.

- 3. Transition is measured ±200mV from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

Timing Waveform of Read Cycle (1,2,3,4)




OTE C

- 1. $Q(A_1)$ represents the first output from the external address A_1 . $Q(A_2)$ represents the first output from the external address A_2 : $Q(A_{2+1})$ represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 - CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, $\overline{\text{CE}}_2$ is HiGH.
- Burst end when new address and control are loaded into the SRAM by sampling ADV<u>ILD</u> LOW.

 RVW is don't care when the SRAM is bursting (ADVILD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RVW signal when new address and control are loaded into the SRAM.


Timing Waveform of Write Cycles (1,2,3,4,5)



- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.


 - Burst ends when new address and control are loaded into the SRAM by sampling ADV/ID LOW.
- R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
 - Individual Byte Writesignals (\overline{BW} x) must bevalid on all write and burst-write cycles. A write cycle is initiated when R \overline{W} signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles (1,2,3)




- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
 CE2 timing transitions are identical but inverted to the <u>QE</u>1 and <u>QE</u>2 signals. For example, when <u>QE</u>1 and <u>QE</u>2 are LOW on this waveform, CE2 is HIGH.
 Individual Byte Write signals (<u>BW</u>x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes intwo cycles before the actual data is presented to the SRAM.

Timing Waveform of $\overline{\text{CEN}}$ Operation $^{(1,2,3,4)}$




- 1. Q (41) represents the first output from the external address A1. D (42) represents the input data to the SRAM corresponding to address A2.
- 2. CEz timing transitions are identical but inverted to the CEI and CE2 signáls. For example, when CEI and CE2 are LOW on this waveform, CE2 is HIGH.
 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of $\overline{\text{CS}}$ Operation $^{(1,2,3,4)}$



- Q(A₁) represents the first output from the external address A₁. D(A₃) represents the input data to the SRAM corresponding to address A₃.
 CE2 timing transitions are identical but inverted to the \(\overline{GE}\) and \(\overline{GE}\) signals. For example, when \(\overline{GE}\) and \(\overline{GE}\) are LOW on this waveform, CE2 is HIGH.
 \overline{GE}\) is HIGH.
 \overline{GE}\) is EN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
 - Individual Byte Write signals (BWx) must be vailed on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

JTAG Interface Specification (SA Version only)



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and TRST.
- Device outputs = All device outputs except TDO.
 During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100		ns
tıсн	JTAG Clock HIGH	40	_	ns
tıcı	JTAG Clock Low	40	_	ns
tur	JTAG Clock Rise Time		5 ⁽¹⁾	ns
tıF	JTAG Clock Fall Time	_	5 ⁽¹⁾	ns
turst	JTAG Reset	50	_	ns
₩SR	JTAG Reset Recovery	50	_	ns
ticd	JTAG Data Output		20	ns
tido	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	25	_	ns
υн	JTAG Hold	25		ns

15296 tbl 01

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

15296 tbl 03

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x20A	Defines IDT part number 71V3548SA.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15296 tbl 02

Available JTAG Instructions


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Come as about	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15296 tbl 04


NOTES:

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.


100-Pin Plastic Thin Quad Flatpack Package Diagram Outline




119 Ball Grid Array (BGA) Package Diagram Outline




165 Fine Pltch Ball Grid Array (fBGA) Package Diagram Outline






Timing Waveform of **OE** Operation (1)



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



* JTAG (SA version) is not available with 100-pin TQFP package

5296 drw 12

Datasheet Document History

12/31/99		Created preliminary ZBT datasheet from 71V3558 datasheet.
		Changed tcdc, tclz, and tchz minimums from 1.0ns to 1.5ns.
04/30/00	Pg. 3,4	Add clarification note to Recommended Operating Temperature and Absolute Max Ratings
		tables
	Pg. 4	Add BGA capacitance table
	Pg. 4,5	Add notes to Pin configurations
	Pg. 20	Insert TQFP Package Diagram Outline
05/26/00		Add new package offering, 13 x 15mm fBGA
	Pg. 23	Correct 119 BGA Package Diagram Outline
07/26/00	Pg. 4-6	Add ZZ sleep mode reference note to TQFP, BG and BQ pinouts
	Pg. 6	Update BQ165 pinout
	Pg. 21	Update BG119 package diagram outline dimensions
10/25/00		Remove Preliminary Status
	Pg. 6	Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST
05/20/02	Pg. 1-6,13,20,21,25	Added JTAG "SA" version functionality and updated ZZ pin descriptions and notes.



Santa Clara, CA 95054