



CYPRESS
SEMICONDUCTOR

PAL22V10C
PRELIMINARY PAL22VP10C

Universal PAL® Device

Features

- Ultra high speed supports today's and tomorrow's fastest microprocessors
 - 7.5-ns t_{PD} , 111-MHz, f_{MAX}
- Up to 22 inputs and 10 outputs for more logic power
- Variable product terms
 - 8 to 16 per output
- 10 user-programmable output macrocells
 - Output polarity control
 - Registered or combinatorial operation
 - 2 new feedback paths (PAL22VP10C)

- Synchronous PRESET, asynchronous RESET, and PRELOAD capability for flexible design and testability
- High reliability
 - Proven Ti-W fuse technology
 - AC and DC tested at the factory
 - > 2001V input protection
- Standard 300-mil PDIP and CDIP packages
- PLCC and LCC packages with additional V_{CC} and V_{SS} pins for improved performance
- Security Fuse


Functional Description

The Cypress PAL22V10C and PAL22VP10C are second-generation programmable array logic devices. Using BiCMOS process and Ti-W fuses, the PAL22V10C and PAL22VP10C use the familiar sum-of-products (AND-OR) logic structure and a

new concept, the programmable macrocell.

Both the PAL22V10C and PAL22VP10C provide 12 dedicated input pins and 10 I/O pins (see Logic Block Diagram). By selecting each I/O pin as either permanent or temporary input, up to 22 inputs can be achieved. Applications requiring up to 21 inputs and a single output, down to 12 inputs and 10 outputs can be realized. The "OUTPUT ENABLE" product term available on each I/O allows this selection.

The PAL22V10C and PAL22VP10C feature variable product term architecture, where 8 to 16 product terms are allocated to each output. This structure permits more applications to be implemented with these devices than with other PAL devices that have fixed number of product terms for each output.



PAL is a registered trademark of Monolithic Memories Inc

Functional Description (cont.)

Additional features include common synchronous PRESET and asynchronous RESET product terms. They eliminate the need to use standard product terms for initialization functions.

Both the PAL22V10C and PAL22VP10C automatically reset on power-up. In addition, the PRELOAD capability allows the output registers to be set to any desired state during testing.

A security fuse is provided on each of these two devices to prevent copying of the device fuse pattern.

With the programmable macrocells and variable product term architecture, the PAL22V10C and PAL22VP10C can implement logic functions in the 700 to 800 gate array complexity, with the inherent advantages of programmable logic.


Programmable Macrocell

The PAL22V10C and PAL22VP10C each has 10 programmable output macro cells (see Macrocell). On the PAL22V10C two fuses (C1 and C0) can be programmed to configure output in one of four ways. Accordingly, each output can be "REGISTERED" or "COMBINATORIAL" with an active HIGH or active LOW polarity. The feedback to the array is also from this output (see Figure 1). An additional fuse (C2) in the PAL22VP10C provides for two additional feedback paths (see Figure 2).

Programming

The PAL22V10C and PAL22VP10C can be programmed using the QuickPro II programmer available from Cypress Semiconductor and also with Data I/O, Logical Devices, STAG and other programmers. Please contact your local Cypress representative for further information.

Macrocell



v10c-4

Output Macrocell Configuration

C ₂ ^[1]	C ₁	C ₀	Output Type	Polarity	Feedback
0	0	0	Registered	Active LOW	Registered
0	0	1	Registered	Active HIGH	Registered
X	1	0	Combinatorial	Active LOW	I/O
X	1	1	Combinatorial	Active HIGH	I/O
1	0	0	Registered	Active LOW	I/O ^[1]
1	0	1	Registered	Active HIGH	I/O ^[1]

Notes:

1. PAL22VP10C only.




Figure 1. PAL22V10C and PAL22VP10C Macrocell Configurations




Figure 2. Additional Macrocell Configurations for the PAL22VP10C



Selection Guide

		22V10C-7 22VP10C-7	22V10C-10 22VP10C-10	22V10C-12 22VP10C-12	22V10C-15 22VP10C-15
I _{CC} (mA)	Commercial	190	190	190	
	Military			190	190
t _{PD} (ns)	Commercial	7.5	10	12	
	Military			12	15
t _s (ns)	Commercial	3.0	3.6	4.5	
	Military			4.5	7.5
t _{CO} (ns)	Commercial	6.0	7.5	9.5	
	Military			9.5	10
f _{MAX} (MHz)	Commercial	111	90	71	
	Military			71	57

4

Maximum Rating

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to + 150°C	DC Program Voltage	10V
Ambient Temperature with Power Applied	- 55°C to + 125°C	Static Discharge Voltage	> 2001V (per MIL-STD-883, Method 3015)
Supply Voltage to Ground Potential	- 0.5V to + 7.0V		
DC Voltage Applied to Outputs in High Z State	- 0.5V to V _{CC} Max.		
DC Input Voltage	- 0.5V to + 5.5V		
DC Input Current (except during programming)	- 30 mA to + 5 mA		

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to + 70°C	5V ± 5%
Military ^[2]	- 55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		Min.	Max.	Units
		V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -3.2 mA I _{OL} = 12 mA			
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	Com'l	2.4		V
			Mil			
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	Com'l		0.5	V
			Mil			
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for All Inputs ^[3]		2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs ^[3]			0.8	V
I _{IX}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC} , V _{CC} = Max.		-250	50	μA
I _{OZ}	Output Leakage Current	V _{CC} = Max., V _{SS} ≤ V _{OUT} ≤ V _{CC}		-100	100	μA
I _{SC}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.5V ^[4]		-30	-120	mA
I _{CC}	Power Supply Current	V _{CC} = Max., V _{IH} = GND Outputs Open	Com'l		190	mA
			Mil		190	

Notes:

- 1_A is the "instant on" case temperature.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.



Switching Characteristics PAL22V10C/PAL22VP10C^[5]

Parameters	Description	Commercial						Military				Units
		-7		-10		-12		-12		-15		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay ^[6]		7.5		10		12		12		15	ns
t _{EA}	Input to Output Enable Delay		7.5		10		12		12		15	ns
t _{ER}	Input to Output Disable Delay ^[7]		7.5		10		12		12		15	ns
t _{CO}	Clock to Output Delay ^[6]		6		7.5		9.5		9.5		10	ns
t _S	Input or Feedback Set-Up Time	3		3.6		4.5		4.5		7.5		ns
t _H	Input Hold Time	0		0		0		0		0		ns
t _P	External Clock Period (t _{CO} + t _S)	9		11.1		14		14		17.5		ns
t _{WH}	Clock Width HIGH ^[8]	3		3		3		3		6		ns
t _{WL}	Clock Width LOW ^[8]	3		3		3		3		6		ns
f _{MAX1}	External Maximum Frequency (1/(t _{CO} + t _S)) ^[9]	111		90		71		71		57		MHz
f _{MAX2}	Data Path Maximum Frequency (1/(t _{WH} + t _{WL})) ^[8, 10]	166		166		166		166		83		MHz
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[11]	133		100		83		83		66		MHz
t _{CF}	Register Clock to Feedback Input ^[12]		4.5		6.4		7.5		7.5		7.5	ns
t _{AW}	Asynchronous Reset Width	8.5		10		12		12		15		ns
t _{AR}	Asynchronous Reset Recovery Time	5		6		7		7		10		ns
t _{AP}	Asynchronous Reset to Registered Output Delay		12		12		14		14		20	ns
t _{SPR}	Synchronous Preset Recovery Time	5		6		7		7		10		ns
t _{PR}	Power-Up Reset Time ^[13]	1		1		1		1		1		μs


Notes:

5. AC test load used for all parameters except where noted.
6. This specification is guaranteed for all device outputs changing state in a given access cycle.
7. This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below V_{OH} min. or a previous LOW level has risen to 0.5 volts above V_{OL} max.
8. Tested initially and after any design or process changes that may affect these parameters.
9. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
10. This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate. This parameter is tested periodically by sampling production product.
12. This parameter is calculated from the clock period at f_{MAX} internal (f_{MAX3}) as measured (see Note 11) minus t_S.
13. The registers in the PAL22V10C/PAL22VP10C have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in V_{CC} must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied.

Capacitance^[8]


Parameters	Description	Typical	Max.	Units
C_{IN}	Input Capacitance	11		pF
C_{OUT}	Output Capacitance	9		pF

AC Test Loads and Waveforms




Specification	C_L	Package	Measurement Level
t_{PD} , t_{CO} , t_{CF}	15 pF	PDIP, CDIP	1.5V
	50 pF	PLCC, LCC	
t_{EA}	15 pF	PDIP, CDIP	See t_{EA} Waveform
	50 pF	PLCC, LCC	
t_{ER}	5 pF	All	See t_{ER} Waveform

Equivalent to: THEVENIN EQUIVALENT




Equivalent to: THEVENIN EQUIVALENT




Parameter	V_X	Output Waveform—Measurement Level
$t_{ER(-)}$	1.5V	v10c-12
$t_{ER(+)}$	2.6V	v10c-13
$t_{EA(+)}$	V_{thc}	v10c-14
$t_{EA(-)}$	V_{thc}	v10c-15

4


Switching Waveform



Power-Up Reset Waveform^[13]



Preload Waveform^[14]



Notes:


- 14. Pins 4 (5), 5 (6), 7 (9) at V_{ILP} ; Pins 10 (12) and 11 (13) at V_{IHP} ; V_{CC} (Pin 24 (1 and 28)) at V_{CCP} .
- 15. Pins 2-8 (3-7, 9, 10), 10 (12), 11 (13) can be set at V_{IHP} or V_{ILP} to insure asynchronous reset is not active.

DIP (PLCC, LCC) Pinouts

Forced level on register pin during preload	Register Q output state after preload
V_{IHP}	HIGH
V_{ILP}	LOW

Name	Description	Min.	Max.	Unit
V_{PP}	Programming Voltage	9.25	9.75	V
t_{DPR1}	Delay for Preload	1		μ s
t_{DPR2}	Delay for Preload	0.5		μ s
V_{ILP}	Input LOW Voltage	0	0.4	V
V_{IHP}	Input HIGH Voltage	3	4.75	V

Functional Logic Diagram for PAL22V10C/PAL22VP10C



DIP (PLCC and LCC) Pinouts
4-71

v10c-19

Ordering Information

I _{CC} (mA)	t _{PD} (ns)	f _{MAX} (MHz)	Ordering Code	Package Type	Operating Range
190	7.5	111	PAL22V10C-7PC	P13	Commercial
			PAL22V10C-7DC	D14	
			PAL22V10C-7JC	J64	
			PAL22VP10C-7PC	P13	
			PAL22VP10C-7DC	D14	
			PAL22VP10C-7JC	J64	
	10	90	PAL22V10C-10PC	P13	Commercial
			PAL22V10C-10DC	D14	
			PAL22V10C-10JC	J64	
			PAL22VP10C-10PC	P13	
			PAL22VP10C-10DC	D14	
			PAL22VP10C-10JC	J64	
	12	71	PAL22V10C-12PC	P13	Commercial
			PAL22V10C-12DC	D14	
			PAL22V10C-12JC	J64	
			PAL22VP10C-12PC	P13	
			PAL22VP10C-12DC	D14	
			PAL22VP10C-12JC	J64	
PAL22V10C-12DMB			D14	Military	
PAL22V10C-12LMB			L64		
PAL22VP10C-12DMB			D14		
PAL22VP10C-12LMB			L64		
15	57	PAL22V10C-15DMB	D14	Military	
		PAL22V10C-15LMB	L64		
		PAL22VP10C-15DMB	D14		
		PAL22VP10C-15LMB	L64		

Document #: 38-A-00020-B