

## Description

The μPD424170A/L and μPD42S4170A/L are fast-page dynamic RAMs organized as 262,144 words by 16 bits and designed to operate from a single power supply.

Optional features are power supply voltage (+5 V or +3.3 V) and a new refresh mode called "self-refresh."

<u>μPD</u>	<u>Options</u>
424170A	+5 V
424170L	+3.3 V
42S4170A	+5 V; self-refresh mode
42S4170L	+3.3 V; self-refresh mode

Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

Word writing (I/O<sub>1</sub> - I/O<sub>4</sub>), upper byte writing (I/O<sub>5</sub> - I/O<sub>8</sub>), and lower byte writing (I/O<sub>9</sub> - I/O<sub>12</sub>) are all possible using UWE and LWE. If UWE or LWE goes low during an early write cycle, all data outputs remain in high impedance. Either going low causes a byte write cycle, while bringing both low at the same time results in a word write cycle. UWE and LWE cannot be staggered within the same write cycle.

Refreshing may be accomplished by a CAS before RAS refresh cycle (CBR) that internally generates the refresh address. RAS-only refresh cycles will also refresh all memory locations.

The self-refresh mode is entered by holding RAS low for longer than 100 μs during a CBR cycle. Detection of this long RAS time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200 microamperes. Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.


## Features

- 262,144 by 16-bit organization
- Single power supply (+5-volt or +3.3-volt)
- Self-refresh option (slow internal automatic refresh)
- Fast-page option

- Byte write control with UWE and LWE
- Low power dissipation
- CAS before RAS refreshing
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- Multiplexed row and column addresses
- 1024 refresh cycles every 16 ms
- 40-pin SOJ, 40-pin ZIP, and 44/40-pin TSOP plastic packaging

## Pin Configurations

### 40-Pin Plastic SOJ




83YL-8504A


7a

**Pin Configurations (cont)**


**40-Pin Plastic ZIP**



**44/40-Pin Plastic TSOP (Reverse Pinouts)**




**44/40-Pin Plastic TSOP (Normal Pinouts)**



**Pin Identification**

Name	Function
A <sub>0</sub> - A <sub>9</sub>	Address inputs
CAS	Column address strobe
V <sub>O</sub> 1 - V <sub>O</sub> 16	Data inputs and outputs
OE	Output enable
RAS	Row address strobe
UWE and LWE	Byte write enable
GND	Ground
V <sub>CC</sub>	+5-volt or +3.3-volt power supply
NC	No connection

## Block Diagram



63YL-7747B

## Truth Table

Function	RAS	LWE	UWE	CAS	OE	I/O <sub>1</sub> - I/O <sub>8</sub>	I/O <sub>9</sub> - I/O <sub>16</sub>
Standby	V <sub>IH</sub>	X	X	X	X	High-Z	High-Z
Refresh cycle	V <sub>IL</sub>	X	X	V <sub>IH</sub>	X	High-Z	High-Z
Byte write cycle	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data input	High-Z
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	High-Z	Data input
Word read cycle	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Data output	Data output
Word write cycle	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data input	Data input
—	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	High-Z

X = don't care.

7a

**Ordering Information,  $\mu$ PD424170A (+ 5-volt power)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
$\mu$ PD424170ALE-60	60 ns	40 ns	20 ns	40-pin plastic SOJ
	LE-70	70 ns		
	LE-80	80 ns		
$\mu$ PD424170AV-60	60 ns	40 ns	20 ns	40-pin plastic ZIP
	V-70	70 ns		
	V-80	80 ns		
$\mu$ PD424170AG5-60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (normal pinouts)
	G5-70	70 ns		
	G5-80	80 ns		
$\mu$ PD424170AG5M-60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (reverse pinouts)
	G5M-70	70 ns		
	G5M-80	80 ns		

**Ordering Information,  $\mu$ PD424170L (+ 3.3-volt power)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
$\mu$ PD424170LLE-A60	60 ns	40 ns	20 ns	40-pin plastic SOJ
	LE-A70	70 ns		
	LE-A80	80 ns		
$\mu$ PD424170LV-A60	60 ns	40 ns	20 ns	40-pin plastic ZIP
	V-A70	70 ns		
	V-A80	80 ns		
$\mu$ PD424170LG5-A60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (normal pinouts)
	G5-A70	70 ns		
	G5-A80	80 ns		
$\mu$ PD424170LG5M-A60	60 ns	40 ns	20 ns	44/40-pin plastic TSOP (reverse pinouts)
	G5M-A70	70 ns		
	G5M-A80	80 ns		

**Ordering Information,  $\mu$ PD42S4170A (+5-volt power; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
$\mu$ PD42S4170ALE-60	60 ns	40 ns	20 ns	300 $\mu$ A	40-pin plastic SOJ
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			
$\mu$ PD42S4170AV-60	60 ns	40 ns	20 ns	300 $\mu$ A	40-pin plastic ZIP
V-70	70 ns	45 ns			
V-80	80 ns	50 ns			
$\mu$ PD42S4170AG5-60	60 ns	40 ns	20 ns	300 $\mu$ A	44/40-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns			
G5-80	80 ns	50 ns			
$\mu$ PD42S4170AG5M-60	60 ns	40 ns	20 ns	300 $\mu$ A	44/40-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns			
G5M-80	80 ns	50 ns			

**Ordering Information,  $\mu$ PD42S4170L (+3.3-volt power; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
$\mu$ PD42S4170LLE-A60	60 ns	40 ns	20 ns	100 $\mu$ A	40-pin plastic SOJ
LE-A70	70 ns	45 ns			
LE-A80	80 ns	50 ns			
$\mu$ PD42S4170LV-A60	60 ns	40 ns	20 ns	100 $\mu$ A	40-pin plastic ZIP
V-A70	70 ns	45 ns			
V-A80	80 ns	50 ns			
$\mu$ PD42S4170LG5-A60	60 ns	40 ns	20 ns	100 $\mu$ A	44/40-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns			
G5-A80	80 ns	50 ns			
$\mu$ PD42S4170LG5M-A60	60 ns	40 ns	20 ns	100 $\mu$ A	44/40-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns			
G5M-A80	80 ns	50 ns			

**Absolute Maximum Ratings**

Voltage on any pin relative to GND	
+5-volt devices	-1.0 to +7.0 V
+3.3-volt devices	-0.5 to +4.6 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short-circuit output current, $I_{OS}$	
+5-volt devices	50 mA
+3.3-volt devices	20 mA
Power dissipation, $P_D$	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Capacitance** $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$ 

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	$C_{I1}$	5	pF	Addresses
	$C_{I2}$	7	pF	$\overline{\text{IWE}}, \overline{\text{UIWE}}, \overline{\text{OE}}, \overline{\text{RAS}}$
Input/output capacitance	$C_O$	7	pF	$\overline{\text{I/O}}_1 - \overline{\text{I/O}}_{16}$

**Recommended Operating Conditions**

Parameter	Symbol	+ 5-Volt Devices			+ 3.3-Volt Devices			Unit
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	$V_{IH}$	2.4		$V_{CC} + 1.0$	2.0		$V_{CC} + 0.3$	V
Input voltage, low	$V_{IL}$	-1.0		0.8	-0.5		0.8	V
Supply voltage	$V_{CC}$	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	$T_A$	0		+70	0		+70	°C

**Self-Refresh Current** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5 \text{ V } \pm 10\% \text{ (42S4170A) or } +3.3 \text{ V } \pm 0.3 \text{ V (42S4170L)}$ 

Symbol	42S4170A	42S4170L	Conditions
$I_{CC7}$	300 $\mu\text{A}$ max	100 $\mu\text{A}$ max	I/O pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}; V_{IL} \leq 0.2 \text{ V}$ or open. Other input pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}; V_{IL} \leq 0.2 \text{ V}$ or open. $t_{RAS} \geq 100 \mu\text{s}$

**DC Characteristics; +5-Volt Devices** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$ 

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	$I_{CC2}$			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} \text{ (min)}; I_O = 0 \text{ mA}$
				300	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{(L)}$	-10		10	$\mu\text{A}$	$V_{IN} = 0 \text{ V to } V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	$\mu\text{A}$	$D_{OUT}$ disabled; $V_{OUT} = 0 \text{ V to } V_{CC}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -5 \text{ mA}$

**DC Characteristics; +3.3-Volt Devices** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +3.3\text{ V} \pm 0.3\text{ V}$ 

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	$I_{CC2}$			500	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} (\text{min}); I_O = 0 \text{ mA}$
				100	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{IL(L)}$	-5		5	$\mu\text{A}$	$V_{IN} = 0 \text{ V} \text{ to } V_{CC}; \text{ all other pins not under test} = 0 \text{ V}$
Output leakage current	$I_{OL(L)}$	-5		5	$\mu\text{A}$	$D_{OUT} \text{ disabled}; V_{OUT} = 0 \text{ V} \text{ to } V_{CC}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 2.0 \text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -2.0 \text{ mA}$

**AC Characteristics** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0\text{ V} \pm 10\% \text{ or } +3.3\text{ V} \pm 0.3\text{ V}$ 

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	$I_{CC1} (+5)$		110		100		90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}} \text{ cycling}; t_{RC} = t_{RC} \text{ min (Note 5)}$
	$I_{CC1} (+3.3)$	100		90		80			
Operating current, RAS-only refresh cycle, average	$I_{CC3} (+5)$	110		100		90		mA	$\overline{\text{RAS}} \text{ cycling}; \overline{\text{CAS}} \geq V_{IH} \text{ min}; t_{RC} = t_{RC} \text{ min (Note 5)}$
	$I_{CC3} (+3.3)$	100		90		80			
Operating current, fast-page cycle, average	$I_{CC4} (+5)$	90		80		70		mA	$\overline{\text{RAS}} \leq V_{IL}; \overline{\text{CAS}} \text{ cycling}; t_{PC} = t_{PC} \text{ min (Note 5)}$
	$I_{CC4} (+3.3)$	90		80		70			
Operating current, CAS before RAS refresh cycle, average	$I_{CC5} (+5)$	110		100		90		mA	$\overline{\text{RAS}} \text{ cycling}; \overline{\text{CAS}} \leq V_{IL} \text{ max}; t_{RC} = t_{RC} \text{ min (Note 5)}$
	$I_{CC5} (+3.3)$	100		90		80			
Access time from column address	$t_{AA}$		30		35		40	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	$t_{ACP}$		35		40		45	ns	(Notes 3, 4, 7, 8)
Column address setup time	$t_{ASC}$	0		0		0		ns	
Row address setup time	$t_{ASR}$	0		0		0		ns	
Column address to WE delay time	$t_{AWD}$	50		55		70		ns	(Note 14)
Access time from CAS (falling edge)	$t_{CAC}$		20		20		20	ns	(Notes 3, 4, 7, 8)
Column address hold time	$t_{CAH}$	15		15		15		ns	
CAS pulse width	$t_{CAS}$	20	10,000	20	10,000	20	10,000	ns	
CAS hold time for CAS before RAS refreshing	$t_{CHR}$	15		15		15		ns	(Note 15)
CAS hold time (CBR self-refresh mode)	$t_{CHS}$	-35		-40		-50		ns	For 42S4170A/L only

**AC Characteristics (cont)**

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
CAS to output in low-Z	t <sub>CLZ</sub>	0	0	0	0	0	0	ns	(Notes 4, 7)
Fast-page CAS precharge time	t <sub>CP</sub>	10	10	10	10	10	10	ns	
CAS precharge time	t <sub>CPN</sub>	10	10	10	10	10	10	ns	
Fast-page CAS precharge to WE delay time	t <sub>CPWD</sub>	55	60	75	75	ns	(Note 14)		
CAS to RAS precharge time	t <sub>CRP</sub>	10	10	10	10	ns	(Note 10)		
CAS hold time	t <sub>CSH</sub>	60	70	80	80	ns			
CAS setup time for CAS before RAS refresh cycle	t <sub>CSR</sub>	5	5	5	5	ns	(Note 15)		
CAS to WE delay	t <sub>CWD</sub>	40	40	50	50	ns	(Note 14)		
Write command referenced to CAS lead time	t <sub>CWL</sub>	15	15	15	15	ns			
Data-in hold time	t <sub>DH</sub>	15	15	15	15	ns	(Notes 13, 16)		
Data-in setup time	t <sub>DS</sub>	0	0	0	0	ns	(Notes 13, 16)		
Masked write hold time referenced to CAS	t <sub>MCH</sub>	0	0	0	0	ns			
Masked write setup time referenced to CAS	t <sub>MCS</sub>	0	0	0	0	ns			
Masked write hold time referenced to RAS	t <sub>MRH</sub>	0	0	0	0	ns			
Access time from OE	t <sub>OE</sub> A	20	20	20	20	ns	(Notes 3, 4, 7, 8)		
OE data delay time	t <sub>ODE</sub>	15	15	15	15	ns			
OE command hold time	t <sub>OEH</sub>	0	0	0	0	ns			
OE to RAS inactive setup time	t <sub>OES</sub>	0	0	0	0	ns			
Output turnoff delay from OE	t <sub>OEZ</sub>	0	15	0	15	0	15	ns	(Note 9)
Output disable from CAS high	t <sub>OFF</sub>	0	15	0	15	0	20	ns	(Note 9)
OE to output in low-Z	t <sub>OOLZ</sub>	0	0	0	0	ns	(Notes 5, 7)		
Fast-page read or write cycle time	t <sub>PC</sub>	40	45	50	50	ns	(Note 6)		
Fast-page read-modify-write cycle time with extended data output	t <sub>PRWC</sub>	85	90	100	100	ns	(Note 6)		

## AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Access time from RAS	$t_{RAC}$		60		70		80	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	(Note 8)
Row address hold time	$t_{RAH}$	10		10		10		ns	
Column address lead time referenced to RAS (rising edge)	$t_{RAL}$	30		35		40		ns	
RAS pulse width	$t_{RAS}$	60	10,000	70	10,000	80	10,000	ns	
Fast-page RAS pulse width	$t_{RASP}$	60	125,000	70	125,000	80	125,000	ns	
RAS pulse width (CBR self-refresh mode)	$t_{RASS}$	100		100		100		$\mu$ s	For 42S4170A/L
Random read or write cycle time	$t_{RC}$	120		130		150		ns	(Note 6)
RAS to CAS delay time	$t_{RCD}$	20	40	20	50	20	60	ns	(Note 8)
Read command hold time referenced to CAS	$t_{RCH}$	0		0		0		ns	(Note 11)
Read command setup time	$t_{RCS}$	0		0		0		ns	
Refresh period	$t_{REF}$		16		16		16	ms	Addresses A <sub>0</sub> - A <sub>9</sub>
RAS hold time referenced to CAS precharge	$t_{RHCP}$	35		40		45		ns	
RAS precharge time	$t_{RP}$	50		50		60		ns	
RAS precharge CAS hold time	$t_{RPC}$	0		0		0		ns	
RAS precharge time (CBR self-refresh mode)	$t_{RPS}$	120		130		150		ns	For 42S4170A/L
Read command hold time referenced to RAS	$t_{RRH}$	0		0		0		ns	(Note 11)
RAS hold time	$t_{RSH}$	20		20		25		ns	
Read-modify-write cycle time	$t_{RWC}$	165		175		200		ns	(Note 6)
RAS to WE delay	$t_{RWD}$	80		90		105		ns	(Note 14)
Write command referenced to RAS lead time	$t_{RWL}$	20		20		20		ns	
Rise and fall times	$t_T$	3	50	3	50	3	50	ns	(Note 4)
Write command hold time	$t_{WCH}$	15		15		15		ns	(Note 12)

7a

**AC Characteristics (cont)**


Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Write command setup time	t <sub>WCS</sub>	0		0		0		ns	(Note 14)
Write command pulse width	t <sub>WP</sub>	15		15		15		ns	(Note 12)

**Notes:**

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100  $\mu$ s is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved.
- (3) Ac measurements assume t<sub>T</sub> = 5 ns.
- (4) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring the timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (5) I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC5</sub> depend on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70°C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF. For 3.3-volt devices, V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V (ac reference levels).
- (8) If t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max), access time is defined by t<sub>RAC</sub> (max). If t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max), access time is defined by t<sub>CAC</sub> (max). If t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max), access time is defined by t<sub>AA</sub> (max).
- (9) t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the outputs become open-circuit and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (10) The t<sub>CPD</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t<sub>RRH</sub> or t<sub>RCR</sub> must be satisfied for a read cycle.
- (12) Parameter t<sub>WP</sub> is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t<sub>WCS</sub> and t<sub>WCH</sub> must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of UWE and LWE for delayed write or read-modify-write cycles.
- (14) t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>CPWD</sub> and t<sub>AWD</sub> are restrictive operating parameters in read-write/read-modify cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (15) Holding CAS low prior to RAS going negative will initiate a CAS before RAS refresh cycle (t<sub>CSR</sub> and t<sub>CHR</sub> must be satisfied).
- (16) The first WE falling edge is used as a reference for the setup and hold requirements of t<sub>D5</sub> and t<sub>DH</sub> (late write cycle).


## Timing Waveforms

## Word Read Cycle



Timing Waveforms (cont)


**Word Early-Write Cycle**



83YL-7749B

## Timing Waveforms (cont)


## Byte Early-Write Cycle



7a

Timing Waveforms (cont)


**Word Late-Write Cycle**



8SYL-7751B

## Timing Waveforms (cont)

## Byte Late-Write Cycle




7a

63YL-77628

Timing Waveforms (cont)


**Word Read-Modify-Write Cycle**



83YL-7763B

## Timing Waveforms (cont)

## Byte Read-Modify-Write Cycle




7a

83YL-7754B

**Timing Waveforms (cont)**


**Fast-Page Read Cycle**



83YL-77568

## Timing Waveforms (cont)

## Word Fast-Page Write Cycle




7a

83YL-77668

**Timing Waveforms (cont)**


**Byte Fast-Page Write Cycle**



6SYL-77678

## Timing Waveforms (cont)

## Word Fast-Page Read-Modify-Write Cycle




7a

EOTL-7754B


**Timing Waveforms (cont)**

**Byte Fast-Page Read-Modify-Write Cycle**



## Timing Waveforms (cont)

## Hidden Refresh Cycle (Read Cycle)




7a



6SYL-7782B

**Timing Waveforms (cont)**

**Byte Hidden-Refresh Cycle (Write)**



83YL-7783B

**Timing Waveforms (cont)****RAS-Only Refresh Cycle****CAS Before RAS Refresh Cycle**

**Timing Waveforms (cont)**

**CBR Self-Refresh Cycle**

