## FEATURES

All grades 14-bit monotonic over the full temperature range Low cost, 14-bit upgrade for 12-bit systems
14-bit parallel load with double buffered inputs
Small 24-pin, 0.30" DIP and SOIC
Low output leakage (<20 nA) over the full temperature range

## APPLICATIONS

Microprocessor-based control systems
Digital audio
Precision servo control
Control and measurement in high temperature environments

## GENERAL DESCRIPTION

The AD7538 is a 14-bit monolithic CMOS digital-to-analog converter (DAC) that uses laser trimmed thin-film resistors to achieve excellent linearity.
The DAC is loaded by a single 14 -bit wide word using standard chip select and memory write logic. Double buffering, which is optional using $\overline{\text { LDAC }}$, allows simultaneous updates in a system containing multiple AD7538s.

A novel low leakage configuration (U.S. Patent No. 4,590,456) enables the AD7538 to exhibit excellent output leakage current characteristics over the specified temperature range.
The AD7538 is manufactured using the linear-compatible CMOS ( $\mathrm{LC}^{2} \mathrm{MOS}$ ) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## PRODUCT HIGHLIGHTS

1. Guaranteed Monotonicity.

The AD7538 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
2. Low Cost.

The AD7538, with its 14-bit dynamic range, affords a low cost solution for 12-bit system upgrades.
3. Small Package Size.

The AD7538 is packaged in a small 24-pin, 0.3" DIP and a 24 -pin SOIC.
4. Low Output Leakage.

By tying $\mathrm{V}_{\text {SS }}$ (Pin 24) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
5. Wide Power Supply Tolerance.

The device operates on $\mathrm{a}+12 \mathrm{~V}$ to $+15 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$, with $\mathrm{a} \pm 5 \%$ tolerance on this nominal figure. All specifications are guaranteed over this range.

## Rev. B

## AD7538

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
AC Performance Characteristics ..... 4
Timing Characteristics .....  4
Timing Diagram ..... 5
Absolute Maximum Ratings .....  .6
ESD Caution .....  6
Pin Configuration and Function Descriptions. ..... 7
Terminology .....  8
DAC Section .....  9
Circuit Information ..... 10
REVISION HISTORY
1/09—Rev. A to Rev. B
Updated Format .Universal
Changes to Table 1 ..... 3
Updated Outline Dimensions ..... 15
Changes to Ordering Guide ..... 15
5/87—Rev. 0 to Rev. A
Equivalent Circuit Analysis ..... 10
Digital Section ..... 10
Unipolar Binary Operation (2-Quadrant Multiplication) .... 10 ..... 10
Bipolar Operation (4-Quadrant Multiplication) ..... 11
Low Leakage Configuration ..... 11
Programmable Gain Amplifier. ..... 12
Application Hints ..... 13
Output Offset ..... 13
General Ground Management ..... 13
Microprocessor Interfacing. ..... 13
AD7538-to-8086 Interface ..... 13
AD7538-to-MC68000 Interface ..... 13
Digital Feedthrough ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 16

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=11.4 \mathrm{~V}$ to $15.75 \mathrm{~V}^{1}, \mathrm{~V}_{\mathrm{REF}}=10 \mathrm{~V} ; \mathrm{V}_{\mathrm{PIN} 3}=\mathrm{V}_{\mathrm{PIN} 4}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-300 \mathrm{mV}$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 1.

| Parameter ${ }^{2}$ | A, J Versions | $\begin{aligned} & \text { B, K } \\ & \text { Versions } \end{aligned}$ | S Version | T Version | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY |  |  |  |  |  |  |
| Resolution | 14 | 14 | 14 | 14 | Bits |  |
| Relative Accuracy | $\pm 2$ | $\pm 1$ | $\pm 2$ | $\pm 1$ | LSB max | All grades guaranteed monotonic |
| Differential Nonlinearity | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB max | Over temperature |
| Full-Scale Error |  |  |  |  |  | Measured using internal $\mathrm{R}_{\text {FB }}$ DAC |
| $+25^{\circ} \mathrm{C}$ | $\pm 4$ | $\pm 4$ | $\pm 4$ | $\pm 4$ | LSB max | Registers loaded with all 1 s |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 8$ | $\pm 5$ | $\pm 10$ | $\pm 6$ | LSB max |  |
| Gain Temperature Coefficient ${ }^{3}$; $\Delta$ Gain/ $\Delta$ Temperature | $\pm 2$ | $\pm 2$ | $\pm 2$ | $\pm 2$ | ppm $/{ }^{\circ} \mathrm{C}$ typ |  |
| Output Leakage Current lout (Pin 3) |  |  |  |  |  |  |
| $25^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 5$ | $\pm 5$ | $\pm 5$ | nA max | All digital inputs 0 V |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10$ | $\pm 10$ | $\pm 20$ | $\pm 20$ | nA max | $\mathrm{V}_{\text {SS }}=-300 \mathrm{mV}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 25$ | $\pm 25$ | $\pm 150$ | $\pm 150$ | nA max | $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| Input Resistance (Pin 1) | 3.5 | 3.5 | 3.5 | 3.5 | $k \Omega$ min | Typical input resistance $=6 \mathrm{k} \Omega$ |
|  | 10 | 10 | 10 | 10 | $k \Omega$ max |  |
| DIGITAL INPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ (Input High Voltage) | 2.4 | 2.4 | 2.4 | 2.4 | $\checkmark$ min |  |
| $\mathrm{V}_{\text {IL }}$ (Input Low Voltage) | 0.8 | 0.8 | 0.8 | 0.8 | $V$ max |  |
| In (Input Current) |  |  |  |  |  |  |
| $25^{\circ} \mathrm{C}$ | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\mu \mathrm{A}$ max |  |
| $\mathrm{C}_{\text {IN }}\left(\right.$ Input Capacitance) ${ }^{3}$ | 7 | 7 | 7 | 7 | pF max |  |
| POWER SUPPLY |  |  |  |  |  |  |
| $V_{\text {DD }}$ Range | 11.4/15.75 | 11.4/15.75 | 11.4/15.75 | 11.4/15.75 | $\checkmark$ min/V max | Specification guaranteed over this range |
| $V_{\text {ss }}$ Range | -200/-500 | -200/-500 | -200/-500 | -200/-500 | $m \vee$ min/ $m V$ max | Specification guaranteed over this range |
| IDD | 4 | 4 | 4 | 4 | mA max | All digital inputs are $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |
|  | 500 | 500 | 500 | 500 | $\mu \mathrm{A}$ max | All digital inputs are 0 V or $\mathrm{V}_{\mathrm{DD}}$ |

[^0]
## AD7538

## AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance only and are not subject to test. $\mathrm{V}_{\mathrm{DD}}=11.4 \mathrm{~V}$ to $15.75 \mathrm{~V}, \mathrm{~V}_{\text {Ref }}=10 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 3}=\mathrm{V}_{\text {PIN } 4}=$ $0 \mathrm{~V}, \mathrm{~V}_{\text {sS }}=0 \mathrm{~V}$ or -300 mV , output amplifier is AD711 except where noted.

Table 2.

| Parameter | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN, }} \mathrm{T}_{\text {max }} \end{aligned}$ |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Output Current Settling Time | 1.5 |  | $\mu \mathrm{s}$ max | To 0.003\% of full-scale range <br> lout load $=100 \Omega, C_{\text {EXT }}=13 \mathrm{pF}$ DAC register alternately loaded with all 1 s and all 0 s ; typical value of settling time is $0.8 \mu \mathrm{~s}$ |
| Digital-to-Analog Glitch Impulse | 20 |  | nV-sec typ | Measured with $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$. lout load $=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}$; DAC register alternately loaded with all 1 s and all 0 s |
| Multiplying Feedthrough Error | 3 | 5 | mV p-p typ | $\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz}$ sine wave DAC Register loaded with all 0 s |
| Power Supply Rejection $\Delta$ Gain/ $\Delta V_{\text {DD }}$ | $\pm 0.01$ | $\pm 0.02$ | \% per \% max | $\Delta V_{\text {DD }}= \pm 5 \%$ |
| Output Capacitance |  |  |  |  |
| Cout (Pin 3) | 260 | 260 | pF max | DAC register loaded with all 1 s |
| Cout (Pin 3) | 130 | 130 | pF max | DAC register loaded with all 0 s |
| Output Noise Voltage Density ( 10 Hz to 100 kHz ) | 15 |  | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ typ | Measured between $\mathrm{R}_{\text {FB }}$ and lout |

## TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=11.4 \mathrm{~V}$ to $15.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{PIN} 3}=\mathrm{V}_{\mathrm{PIN} 4}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ or -300 mV . All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ unless otherwise noted. See Figure 2 for a timing diagram.

Table 3.

| Parameter ${ }^{1}$ | Limit at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Limit at } T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | Limit at $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 0 | 0 | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ setup time |
| $\mathrm{t}_{2}$ | 0 | 0 | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ hold time |
| $\mathrm{t}_{3}$ | 170 | 200 | 240 | ns min | LDAC pulse width |
| $\mathrm{t}_{4}$ | 170 | 200 | 240 | $n \mathrm{nsmin}$ | Write pulse width |
| $\mathrm{t}_{5}$ | 140 | 160 | 180 | ns min | Data setup time |
| $\mathrm{t}_{6}$ | 20 | 20 | 30 | $n \mathrm{nmin}$ | Data hold time |

[^1]
## TIMING DIAGRAM



NOTES

1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM $10 \%$ TO $90 \%$ OF $5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}$.
2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}$. 3. IF $\overline{\text { LDAC }}$ IS ACTIVATED PRIOR TO THE RISING EDGE OF $\overline{\text { WR }}$, THEN IT MUST STAY LOW FOR $\mathrm{t}_{3}$ OR LONGER AFTER $\overline{\text { WR }}$ GOES HIGH. .

Figure 2. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless, otherwise stated.
Table 4.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ (Pin 23) to DGND | -0.3 V, +17 V |
| $\mathrm{V}_{\text {ss }}$ (Pin 24) to AGND | -15 V, +0.3 V |
| $V_{\text {Ref ( }}($ Pin 1) to AGND | $\pm 25 \mathrm{~V}$ |
| $V_{\text {RFB }}$ (Pin 2) to AGND | $\pm 25 \mathrm{~V}$ |
| Digital Input Voltage (Pins 6 to 22) to DGND | $-0.3 \mathrm{~V}, \mathrm{~V}$ D +0.3 V |
| $\mathrm{V}_{\text {PIN3 }}$ to DGND | $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| AGND to DGND | -0.3 V, VDD +0.3 V |
| Power Dissipation (Any Package) |  |
| To $75^{\circ} \mathrm{C}$ | 1000 mW |
| Derates Above $75^{\circ} \mathrm{C}$ | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Commercial (J, K Versions) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial (A, B Versions) | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Extended (S, TVersions) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Description

| Pin No. | Mnemonic | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {ReF }}$ | Voltage Reference. |  |  |  |
| 2 | $\mathrm{R}_{\text {FB }}$ | Feedback Resistor. Used to close the loop around an external op amp. |  |  |  |
| 3 | lout | Current Output Terminal. |  |  |  |
| 4 | AGND | Analog Ground |  |  |  |
| 5 | DGND | Digital Ground. |  |  |  |
| 6 to 19 | DB13 to DB0 | Data Inputs. Bit DB13 (MSB) to Bit DB0 (LSB). |  |  |  |
| 20 | $\overline{\text { LDAC }}$ | Chip Select Input. Active low. |  |  |  |
| 21 | $\overline{C S}$ | Asynchronous Load DAC Input. Active low. |  |  |  |
| 22 | $\overline{\mathrm{WR}}$ | Write Input. Active low. |  |  |  |
|  |  | $\overline{\mathbf{C S}}$ | $\overline{\text { LDAC }}$ | $\overline{\text { WR }}$ | Operation |
|  |  | 0 | 1 | 0 | Load input reg |
|  |  | 1 | 0 | $\mathrm{X}^{1}$ | Load DAC regis |
|  |  | 0 | 0 | 0 | Input and DAC |
|  |  | 1 | 1 | $\mathrm{X}^{1}$ | No operation. |
|  |  | $\mathrm{X}^{1}$ | 1 | 1 | No operation. |
| 23 | $V_{\text {DD }}$ | +12 V to +15 V Supply Input. |  |  |  |
| 24 | $\mathrm{V}_{\text {ss }}$ | Bias pin for high temperature low leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figure 6 and Figure 8 for recommended circuitry. |  |  |  |

[^2]
## AD7538

## TERMINOLOGY

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in least significant bits or as a percentage of fullscale reading.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum over the operating temperature range ensures monotonicity.

## Gain Error

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1 s in the DAC after the offset error has been adjusted out and is expressed in least significant bits. Gain error is adjustable to zero with an external potentiometer.

## Digital-To-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called digital-toanalog glitch impulse. This is normally specified as the area of the glitch in either pA-secs or nV -secs depending upon whether the glitch is measured as a current or voltage. It is measured with $\mathrm{V}_{\text {REF }}=\mathrm{AGND}$.

## Output Capacitance

This is the capacitance from Iout to AGND.

## Output Leakage Current

Output leakage current is current which appears at Iout with the DAC register loaded to all 0 s.

## Multiplying Feedthrough Error

This is the ac error due to capacitive feedthrough from the $V_{\text {REF }}$ terminal to Iout with the DAC register loaded to all zeros.

## DAC SECTION

Figure 4 shows a simplified circuit diagram for the AD7538 DAC section. The three MSBs of the 14 -bit data word are decoded to drive the seven switches (A to G). The 11 LSBs of the data word consist of an R-2R ladder operated in a current steering configuration.
The R-2R ladder current is $1 / 8$ of the total reference input current. $7 / 8$ current flows in the parallel ladder structure.

Switch A to Switch G steer equally weighted currents between Iout and AGND.
Because the input resistance at $V_{\text {ReF }}$ is constant, it may be driven by a voltage source or a current source of positive or negative polarity.


Figure 4. Simplified Circuit Diagram for the AD7538 DAC Section

## CIRCUIT INFORMATION

## EQUIVALENT CIRCUIT ANALYSIS

Figure 5 shows an equivalent circuit for the analog section of the AD7538 DAC. The current source $\mathrm{I}_{\text {Leakage }}$ is composed of surface and junction leakages. The Ro resistor denotes the equivalent output resistance of the DAC, which varies with input code. Cout is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input. $g\left(\mathrm{~V}_{\text {ref }}, \mathrm{N}\right)$ is the Thevenin equivalent voltage generator due to the reference input voltage, $\mathrm{V}_{\text {REF }}$, and the transfer function of the DAC ladder, N .


Figure 5. AD7538 Equivalent Analog Output Circuit

## DIGITAL SECTION

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA . To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 V and 5 V logic levels.

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 6 is given in Table 6.
Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.


Figure 6. Unipolar Binary Operation
Table 6. Unipolar Binary Code Table

| Binary Number In <br> DAC Register <br> MSB |  |
| :--- | :--- |
| 11111111111111 | Analog Output, V out $^{\prime}$ |
| 10000000000000 | $-V_{I N}(16,383 / 16,384)$ |
| 00000000000001 | $-V_{I N}(8192 / 16,384)=-1 / 2 V_{I N}$ |
| 00000000000000 | $-V_{I N}(1 / 16,384)$ |

For zero offset adjustment, the DAC register is loaded with all 0 s and amplifier offset ( $\mathrm{V}_{\text {Os }}$ ) adjusted so that $\mathrm{V}_{\text {out }}$ is 0 V . Adjusting Vout to 0 V is not necessary in many applications, but it is recommended that $V_{\text {os }}$ be no greater than $\left(25 \times 10^{-6}\right)$ ( $\mathrm{V}_{\text {ref }}$ ) to maintain specified DAC accuracy (see the Application Hints section).

Full-scale trimming is accomplished by loading the DAC register with all 1 s and adjusting R1 so that $\mathrm{V}_{\text {OUtA }}=-\mathrm{V}_{\text {IN }}$ ( $16,383 / 16,384$ ). For high temperature operation, resistors and potentiometers should have a low temperature coefficient. In many applications, because of the excellent gain TC and gain error specifications of the AD7538, gain error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

## BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 8. Offset binary coding is used. The code table for Figure 8 is given in Table 7.

With the DAC loaded to 10000000000000 , adjust R1 for $\mathrm{V}_{\mathrm{o}}=$ 0 V . Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for $\mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$. Full-scale trimming can be accomplished by adjusting the amplitude of $\mathrm{V}_{\text {IN }}$ or by varying the value of R7.

The values given for R1, R2 are the minimum necessary to calibrate the system for Resistors R5, R6, R7 ratio matched to $0.1 \%$. System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.

When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

## LOW LEAKAGE CONFIGURATION

For CMOS multiplying DAC, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7538 features a leakage reduction configuration (U.S. Patent No. $4,590,456$ ) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If $\mathrm{V}_{\mathrm{SS}}(\operatorname{Pin} 24)$ is tied to AGND then the DAC exhibits normal output leakage currents at high temperatures. To use the low leakage facility, $\mathrm{V}_{\text {sS }}$ should be tied to a voltage of approximately -0.3 V as in Figure 6 and Figure 8. A simple resistor divider (R3, R4) produces approximately -300 mV from -15 V . The C2 capacitor in parallel with R3 is an integral part of the low leakage configuration and must be $4.7 \mu \mathrm{~F}$ or greater. Figure 7 is a plot of leakage current vs. temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.

Table 7. Bipolar Code Table for the Offset Binary Circuit of Figure 8

| Binary Number In <br> DAC Register <br> MSB |  |
| :--- | :--- |
| 11111111111111 | Analog Output $V_{\text {out }}$ |
| 10000000000001 | $+V_{I N}(8191 / 8192)$ |
| 10000000000000 | $+V_{I N}(1 / 8192)$ |
| 01111111111111 | $0 V$ |
| 00000000000000 | $-V_{\mathbb{I N}}(1 / 8192)$ |



Figure 7. Graph of Typical Leakage Current vs. Temperature for AD7538


## AD7538

## PROGRAMMABLE GAIN AMPLIFIER

The circuit shown in Figure 9 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.


Figure 9. Programmable Gain Amplifier (PGA)
The transfer function of Figure 9 is:

$$
\begin{equation*}
\text { Gain }=\frac{V_{O U T}}{V_{I N}}=-\frac{R_{E Q}}{R_{F B}} \tag{1}
\end{equation*}
$$

$R_{E Q}$ is the equivalent transfer impedance of the DAC from the $\mathrm{V}_{\text {ref }}$ pin to the Iout pin and can be expressed as

$$
\begin{equation*}
R_{E Q}=\frac{2^{n} R_{I N}}{N} \tag{2}
\end{equation*}
$$

where:
$n$ is the resolution of the DAC.
$N$ is the DAC input code in decimal.
$R_{\text {IN }}$ is the constant input impedance of the $\mathrm{DAC}\left(\mathrm{R}_{\text {IN }}=\mathrm{R}_{\mathrm{LAD}}\right)$.

Substituting this expression into Equation 1 and assuming zero gain error for the $\mathrm{DAC}\left(\mathrm{R}_{\mathrm{IN}}=\mathrm{R}_{\mathrm{FB}}\right)$, the transfer function simplifies to

$$
\begin{equation*}
\frac{V_{\text {OUT }}}{V_{I N}}=-\frac{2^{n}}{N} \tag{3}
\end{equation*}
$$

The ratio $\mathrm{N} / 2^{\mathrm{n}}$ is commonly represented by the term, D , and, as such, is the fractional representation of the digital input word.

$$
\begin{equation*}
\frac{V_{O U T}}{V_{I N}}=-\frac{-2^{n}}{N}=\frac{-1}{D} \tag{4}
\end{equation*}
$$

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually $16,384 / 16,383$ ) in 16,383 steps. The all 0 s code is never applied. This avoids an open-loop condition thereby saturating the amplifier. With the all 0 s code excluded there remains $\left(2^{\mathrm{n}}-1\right)$ possible input codes allowing a choice of $\left(2^{n}-1\right)$ output levels. In decibels the dynamic range is

$$
20 \log _{10} \frac{V_{\text {OUT }}}{V_{I N}}=20 \log _{10}\left(2^{n}-1\right)=84 \mathrm{~dB}
$$

## APPLICATION HINTS

## OUTPUT OFFSET

CMOS DACs in circuits such as Figure 6 and Figure 8 exhibit a code dependent output resistance, which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the DAC nonlinearity, depends on $V_{\text {OS }}$, where $V_{\text {OS }}$ is the amplifier input offset voltage. To maintain specified accuracy with $V_{\text {REF }}$ at 10 V , it is recommended that $V_{\text {os }}$ be no greater than 0.25 mV , or $(25 \times$ $\left.10^{-6}\right)\left(\mathrm{V}_{\text {REF }}\right)$, over the temperature range of operation. The AD711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.

## GENERAL GROUND MANAGEMENT

Because the AD7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7538. In more complex systems where the AGND and DGND intertie on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7538 AGND and DGND pins (1N914 or equivalent).

## MICROPROCESSOR INTERFACING

The AD7538 is designed for easy interfacing to 16 -bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

## AD7538-TO-8086 INTERFACE

Figure 10 shows the 8086 processor interface to a single device. In this setup, the double buffering feature (using $\overline{\mathrm{LDAC}}$ ) of the DAC is not used. The 14 -bit word is written to the DAC in one MOVE instruction and the analog output responds immediately.

${ }^{1}$ LINEAR CIRCUITRY OMITTED FOR CLARITY.
Figure 10. AD7538-to-8086 Interface Circuit

In a multiple DAC system, the double buffering of the AD7538 allows the user to simultaneously update all DACs. In Figure 11, a 14-bit word is loaded to the input registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (that is, $\overline{\text { LDAC }}$ ) is brought low, updating all the DACs simultaneously.


Figure 11. AD7538-to-8086 Interface: Multiple DAC System

## AD7538-TO-MC68000 INTERFACE

Figure 12 shows the MC68000 processor interface to a single device. In this setup, the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.


Figure 12. AD7538-to-MC68000 Interface

## AD7538

## DIGITAL FEEDTHROUGH

The digital inputs to the AD7538 are directly connected to the microprocessor bus in the preceding interface configurations. These inputs are constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 13 shows an interface circuit, which uses this technique. All data inputs are latched from the bus by the $\overline{\mathrm{CS}}$ signal. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.


Figure 13. AD7538 Interface Circuit Using Latches to Minimize Digital Feedthrough

## OUTLINE DIMENSIONS




## ORDERING GUIDE

| Model | Temperature Range | Relative Accuracy | Full-Scale Error | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD7538JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8$ LSB | 24-Lead PDIP | N-24-1 |
| AD7538JNZ ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8$ LSB | 24-Lead PDIP | N-24-1 |
| AD7538KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead PDIP | N-24-1 |
| AD7538KNZ ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead PDIP | N-24-1 |
| AD7538JR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8 \mathrm{LSB}$ | 24-Lead SOIC_W | RW-24 |
| AD7538JR-REEL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538JRZ ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538JRZ-REEL ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538KR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538KR-REEL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538KRZ ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538KRZ-REEL ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead SOIC_W | RW-24 |
| AD7538AQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 8$ LSB | 24-Lead CERDIP | Q-24-1 |
| AD7538BQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 5$ LSB | 24-Lead CERDIP | Q-24-1 |
| AD7538SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2$ LSB | $\pm 10$ LSB | 24-Lead CERDIP | Q-24-1 |
| AD7538TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1$ LSB | $\pm 6 \mathrm{LSB}$ | 24-Lead CERDIP | Q-24-1 |

[^3]
[^0]:    ${ }^{1}$ Specifications are guaranteed for a $\mathrm{V}_{\mathrm{DD}}$ of 11.4 V to 15.75 V . At $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, the device is fully functional with degraded specifications.
    ${ }^{2}$ Temperature range as follows: $J, K$ Versions: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
    A, B Versions: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
    S, TVersions: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
    ${ }^{3}$ Sample tested to ensure compliance.

[^1]:    ${ }^{1}$ Temperature range as follows: J, K Versions: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
    A, B Versions: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
    S, T Versions: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

[^2]:    ${ }^{1} \mathrm{X}=$ don't care.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

