

# **CAT28C64B**

### 64K-Bit CMOS E2PROM

#### **FEATURES**

- Fast Read Access Times:
  - 120/150/200ns
- Low Power CMOS Dissipation:
  - Active: 25 mA Max.
  - Standby: 100 uA Max.
- Simple Write Operation:
  - On-Chip Address and Data Latches
  - Self-Timed Write Cycle with Auto-Clear
- Fast Write Cycle Time:
  - 5ms Max. (3ms available)
- CMOS and TTL Compatible I/O


- Commerical and Industrial Temperature Ranges
- Automatic Page Write Operation:
  - 1 to 32 Bytes in 5ms
  - Page Load Timer
- End of Write Detection:
  - Toggle Bit
  - DATA Polling
- Hardware and Software Write Protection
- 100,000 Program/Erase Cycles
- 100 Year Data Retention

### DESCRIPTION

The CAT28C64B is a fast, low power, 5V-only CMOS  $E^2PROM$  organized as 8K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and  $V_{CC}$  power up/down write protection eliminate additional timing and protection hardware. DATA Polling and Toggle status bits signal the start and end of the self-timed write cycle. Additionally, the CAT28C64B features hardware and software write protection.

The CAT28C64B is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in JEDEC-approved 28-pin DIP, TSOP and SOIC, or, 32-pin PLCC and TSOP packages.

### **BLOCK DIAGRAM**



5094 FHD F02


### PIN CONFIGURATION

DIF	Pack	age	(P)	SOIC	Pack	age (J, K)
NC   A12   A7   A6   A5   A4   A3   A3	•1 2 3 4 5 6 7	28 27 26 25 24 23 22	V <sub>CC</sub> WE NC A <sub>8</sub> A <sub>9</sub> A <sub>11</sub> OE	SON NC	•1 2 3 4 5 6 7	28
A <sub>2</sub>	8 9 10 11 12 13 14	21 20 19 18 17 16 15	A10 CE VO7 VO6 VO5 VO4 VO3	A1 C A0 C 1/O <sub>0</sub> C 1/O <sub>1</sub> C 1/O <sub>2</sub> C Vss C	9	20   CE   19   VO <sub>7</sub>   18   VO <sub>6</sub>   17   VO <sub>5</sub>   16   VO <sub>4</sub>   15   VO <sub>3</sub>


### **PIN FUNCTIONS**

Pin Name	Function
A <sub>0</sub> -A <sub>12</sub>	Address Inputs
I/O <sub>0</sub> —I/O <sub>7</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
Vcc	5V Supply
V <sub>SS</sub>	Ground
NC	No Connect


### PLCC Package (N)



### TSOP Package (8mm x 14mm) (T14) TSOP Package (8mm x 20mm) (T)



### TSOP Package (8mm x 13.4mm) (T13)



28C64B F03

#### **MODE SELECTION**

Mode	CE	WE	ŌĒ	VO	Power
Read	L	н	L	Dout	ACTIVE
Byte Write (WE Controlled)	L	\	Н	Din	ACTIVE
Byte Write (CE Controlled)		L	Н	Din	ACTIVE
Standby, and Write Inhibit	н	×	Х	High-Z	STANDBY
Read and Write Inhibit	Х	Н	Н	High-Z	ACTIVE

### CAPACITANCE TA = 25°C, f = 1.0 MHz, V<sub>CC</sub> = 5V

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> <sup>(1)</sup>	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

### **ABSOLUTE MAXIMUM RATINGS\***

## 

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> (1)	Endurance	10 <sup>4</sup> or 10 <sup>5</sup>		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> (1)	T <sub>DR</sub> <sup>(1)</sup> Data Retention			Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> (1)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-Up	100		mA	JEDEC Standard 17

#### Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V<sub>CC</sub> +1V.

### D.C. OPERATING CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
lcc	Vcc Current (Operating, TTL)			30	mA	CE = OE = V <sub>IL</sub> , f = 1/t <sub>RC</sub> min, All I/O's Open
lccc <sup>(1)</sup>	V <sub>CC</sub> Current (Operating, CMOS)			25	mA	CE = OE = V <sub>ILC</sub> , f = 1/t <sub>RC</sub> min, All I/O's Open
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby, TTL)			1	mA	CE = V <sub>IH</sub> , All I/O's Open
I <sub>SBC</sub> <sup>(2)</sup>	V <sub>CC</sub> Current (Standby, CMOS)			100	μА	CE = V <sub>IHC</sub> , All I/O's Open
l <sub>Li</sub>	Input Leakage Current	-10		10	μА	V <sub>IN</sub> = GND to V <sub>CC</sub>
lLO	Output Leakage Current	-10		10	μА	Vout = GND to Vcc, CE = ViH
V <sub>IH</sub> <sup>(2)</sup>	High Level Input Voltage	2		V <sub>CC</sub> +0.3	V	
V <sub>IL</sub> (1)	Low Level Input Voltage	-0.3	·	0.8	٧	
Voн	High Level Output Voltage	2.4			V	I <sub>OH</sub> = -400µA
VoL	Low Level Output Voltage			0.4	٧	I <sub>OL</sub> = 2.1mA
Vwi	Write Inhibit Voltage	3.5			V	


Note: (1)  $V_{ILC} = -0.3V$  to +0.3V. (2)  $V_{IHC} = V_{CC} -0.3V$  to  $V_{CC} +0.3V$ .

### A.C. CHARACTERISTICS, Read Cycle

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.


		28C6	28C64B-12		28C64B-15		28C64B-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
tac	Read Cycle Time	120		150		200		ns
tce	CE Access Time		120		150		200	ns
taa	Address Access Time		120		150		200	ns
toe	OE Access Time		60		70		80	ns
t <sub>LZ</sub> (1)	CE Low to Active Output	0		0		0		ns
toLZ <sup>(1)</sup>	OE Low to Active Output	0		0		0		ns
t <sub>HZ</sub> (1)(2)	CE High to High-Z Output		50		50		55	ns
t <sub>OHZ</sub> (1)(2)	OE High to High-Z Output		50		50		55	ns
tон <sup>(1)</sup>	Output Hold from Address Change	0		0		0		ns

Figure 1. A.C. Testing Input/Output Waveform(3)



5096 FHD F03

Figure 2. A.C. Testing Load Circuit (example)



C<sub>L</sub> INCLUDES JIG CAPACITANCE

5096 FHD F04

#### Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.
- (3) Input rise and fall times (10% and 90%) < 10 ns.

### A.C. CHARACTERISTICS, Write Cycle

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

	Parameter	28C6	4B-12	28C64B-15		28C64B-20		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Units
twc	Write Cycle Time		5		5		5	ms
tas	Address Setup Time	0		0		0		ns
tah	Address Hold Time	100		100		100		ns
tcs	ČĒ Setup Time	0		0		0		ns
tсн	CE Hold Time	0		0		0		ns
tcw <sup>(2)</sup>	CE Pulse Time	110		110		110		ns
toes	OE Setup Time	0		0		0		ns
tоєн	OE Hold Time	0		0		0		ns
twp(2)	WE Pulse Width	110		110		110		ns
t <sub>DS</sub>	Data Setup Time	60		60		60		ns
toh	Data Hold Time	0		0		0		ns
t <sub>INIT</sub> (1)	Write Inhibit Period After Power-up	5	10	5	10	5	10	ms
t <sub>BLC</sub> <sup>(1)(3)</sup>	Byte Load Cycle Time	.05	100	.05	100	.05	100	μs

#### Note

This parameter is tested initially and after a design or process change that affects the parameter.

(2) A write pulse of less than 20ns duration will not initiate a write cycle.

(3) A timer of duration t<sub>BLC</sub> max. begins with every LOW to HIGH transition of WE. If allowed to time out, a page or byte write will begin; however a transition from HIGH to LOW within t<sub>BLC</sub> max. stops the timer.

### **DEVICE OPERATION**


### Read

Data stored in the CAT28C64B is transferred to the data bus when  $\overline{WE}$  is held high, and both  $\overline{OE}$  and  $\overline{CE}$  are held low. The data bus is set to a high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment


### **Byte Write**

A write cycle is executed when both  $\overline{CE}$  and  $\overline{WE}$  are low, and  $\overline{OE}$  is high. Write cycles can be initiated using either  $\overline{WE}$  or  $\overline{CE}$ , with the address input being latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last. Data, conversely, is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms.

Figure 3. Read Cycle



28C64B F06



The page write mode of the CAT28C64B (essentially an extended BYTE WRITE mode) allows from 1 to 32 bytes. of data to be programmed within a single E2PROM write cycle. This effectively reduces the byte-write time by a factor of 32.

Following an initial WRITE operation (WE pulsed low, for twp, and then high) the page write mode can begin by issuing sequential WE pulses, which load the address and data bytes into a 32 byte temporary buffer. The page address where data is to be written, specified by bits As to A<sub>12</sub>, is latched on the last falling edge of WE. Each byte within the page is defined by address bits A<sub>0</sub> to A<sub>4</sub> (which can be loaded in any order) during the first and subsequent write cycles. Each successive byte load cycle must begin within the CMAX of the rising edge of the preceding WE pulse. There is no page write window limitation as long as WE is pulsed low within this MAX.

Upon completion of the page write sequence, WE must stay high a minimum of this max for the internal automatic program cycle to commence. This programming cycle consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle. which writes new data back into the cell. A page write will only write data to the locations that were addressed and will not rewrite the entire page.

Figure 5. Byte Write Cycle (CE Controlled)





Figure 6. Page Mode Write Cycle



8

### DATA Polling

DATA polling is provided to indicate the completion of write cycle. Once a byte write or page write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O<sub>7</sub> (I/O<sub>0</sub>–I/O<sub>6</sub> are indeterminate) until the programming cycle is complete. Upon completion of the self-timed write cycle, all I/O's will output true data during a read cycle.

### **Toggle Bit**

In addition to the  $\overline{\text{DATA}}$  Polling feature, the device offers an additional method for determining the completion of a write cycle. While a write cycle is in progress, reading data from the device will result in I/O $_6$  toggling between one and zero. However, once the write is complete, I/O $_6$  stops toggling and valid data can be read from the device.

Figure 7. DATA Polling





Figure 8. Toggle Bit



Note:

(1) Beginning and ending state of I/O<sub>6</sub> is indeterminate.

The following is a list of hardware data protection features that are incorporated into the CAT28C64B.

- V<sub>CC</sub> sense provides for write protection when V<sub>CC</sub> falls below 3.5V min.
- (2) A power on delay mechanism, t<sub>INIT</sub> (see AC characteristics), provides a 5 to 10 ms delay before a write sequence, after V<sub>CC</sub> has reached 3.5V min.
- (3) Write inhibit is activated by holding any one of  $\overline{\mathsf{OE}}$  low,  $\overline{\mathsf{CE}}$  high or  $\overline{\mathsf{WE}}$  high.

(4) Noise pulses of less than 20 ns on the WE or CE inputs will not result in a write cycle.

#### SOFTWARE DATA PROTECTION

The CAT28C64B features a software controlled data protection scheme which, once enabled, requires a data algorithm to be issued to the device before a write can be performed. The device is shipped from Catalyst with the software protection NOT ENABLED (the CAT28C64B is in the standard operating mode).

Figure 9. Write Sequence for Activating Software Data Protection





Figure 10. Write Sequence for Deactivating Software Data Protection



5094 FHD F09

Note:

<sup>(1)</sup> Write protection is activated at this point whether or not any more writes are completed. Writing to addresses must occur within t<sub>BLC</sub> Max., after SDP activation.

To activate the software data protection, the device must be sent three write commands to specific addresses with specific data (Figure 9). This sequence of commands (along with subsequent writes) must adhere to the page write timing specifications (Figure 11). Once this is done, all subsequent byte or page writes to the device must be preceded by this same set of write commands. The data protection mechanism is activated until a deactivate sequence is issued regardless of power on/off transitions. This gives the user added inadvertent write protection on power-up in addition to the hardware protection provided.

To allow the user the ability to program the device with an E<sup>2</sup>PROM programmer (or for testing purposes) there is a software command sequence for deactivating the data protection. The six step algorithm (Figure 10) will reset the internal protection circuitry, and the device will return to standard operating mode (Figure 12 provides reset timing). After the sixth byte of this reset sequence has been issued, standard byte or page writing can commence.

Figure 11. Software Data Protection Timing






Figure 12. Resetting Software Data Protection Timing



### **ORDERING INFORMATION**



Notes:
(1) The device used in the above example is a CAT28C64BHFNI-20TE7 (100,000 Cycle Endurance, 3rns Write Cycle Time, PLCC, Industrial temperature, 200 ns Access Time, Tape & Reel).