



CYRESS

PRELIMINARY


Ultra37128

## UltraLogic™ 128-Macrocell ISR™ CPLD

**Features**

- 128 macrocells in eight logic blocks
- In-System Reprogrammable (ISR™)
  - JTAG compliant on board programming
  - Design changes don't cause pinout changes
  - Design changes don't cause timing changes
- I/O Intensive Version features an I/O for every Macrocell
  - 128 I/O Macrocells
  - 128 I/O pins plus 5 dedicated inputs including 4 clock inputs
- Register Intensive Version
  - 64 buried Macrocells and 64 I/O Macrocells
  - 64 I/O pins and 5 or 6 dedicated inputs including 4 clock inputs
- IEEE 1149.1 JTAG boundary scan

- High speed
  - $f_{MAX} = 167 \text{ MHz}$
  - $t_{PD} = 6.5 \text{ ns}$
  - $t_S = 3.5 \text{ ns}$
  - $t_{CO} = 4.5 \text{ ns}$
- Product-term clocking
- Programmable slew rate control on individual I/Os
- Low power option on individual logic block basis
- 5V and 3.3V I/O capability
- Bus Hold capabilities on all I/Os
- Simple Timing Model
- Fully PCI compliant<sup>[1]</sup>
- Available in 84-pin PLCC, 100-pin TQFP and 160-pin PQFP packages
- Pinout compatible with and functional superset of FLASH374i/5i

**Selection Guide**

	Ultra37128-167	Ultra37128-154	Ultra37128-125	Ultra37128-83
Maximum Propagation Delay, $t_{PD}$ (ns)	6.5	7.5	10	15
Minimum Set-Up, $t_S$ (ns)	3.5	4.0	5.5	8
Maximum Clock to Output, $t_{CO}$ (ns)	4.5	4.5	6.5	8
Typical Supply Current, $I_{CC}$ (mA) in Low Power Mode	75	75	75	75

**Note:**

1. Due to the 5V tolerant nature of the I/Os, the I/Os are not clamped to  $V_{CC}$ .

## Functional Description

The Ultra37128 is an In-System Reprogrammable (ISR) Complex Programmable Logic Device (CPLD) and is part of the Ultra37000™ family of high-density, high-speed CPLDs. Like all members of the Ultra37000 family, the Ultra37128 is designed to bring the ease of use and high performance of the 22V10 to high-density PLDs.

The 128 macrocell Ultra37128 is available in register intensive and I/O intensive versions. The Ultra37128P84 and Ultra37128P100 feature 64 Buried Macrocells and 64 I/O Macrocells for register intensive designs which require small footprint devices. The Ultra37128P160 I/O intensive device has an I/O pin for each macrocell.

For a more detailed description of the architecture and features of the Ultra37128 see the Ultra37000 family data sheet.

## Fully Routable with 100% Logic Utilization

The Ultra37128 is designed with a robust routing architecture which allows utilization of the entire device, with a fixed pinout. This makes Ultra37000 optimal for implementing on board design changes using ISR without changing pinouts.

## Simple Timing Model

The Ultra37128 features a very simple timing model with predictable delays. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. The timing model allows for design changes with ISR without causing changes to system performance.

## Low Power Operation

Each Logic Block of the Ultra37128 can be configured as either High-Speed (default) or Low-Power. In the Low-Power mode, the logic block consumes 50% less power (9.3 mA max.) and slows down by 5 ns.

## Output Slew Rate Control

Each output can be configured with either a fast edge rate (default) for high performance, or a slow edge rate for added noise reduction. In the fast edge rate mode, outputs switch at 3V/ns max. and in the slow edge rate mode, outputs switch at 1V/ns max. There is a 2ns delay for I/Os using the slow edge rate mode.

## In System Reprogramming


The Ultra37128 can be programmed in system using IEEE 1149.1 compliant JTAG programming protocol. The Ultra37128 can also be programmed on a number of traditional parallel programmers including Cypress's *Impulse3* programmer and industry standard third party programmers. For an overview of ISR programming, refer to the Ultra37000 Family data sheet and for ISR cable and software specifications, refer to the InSRkit: ISR programming data sheet (CY3600).

## Design Tools


Development software for the Ultra37128 is available from Cypress's *Warp™* or third party bolt-in software packages as well as a number of third party development packages. Please refer to the *Warp* or third party tool support data sheets for further information.


## Pin Configurations

84-pin PLCC  
Top View



100-pin TQFP  
Top View



**Pin Configurations (continued)**


37128-4

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied.....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage to Ground Potential.....  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs in High Z State.....	$-0.5\text{V}$ to $+7.0\text{V}$
DC Input Voltage .....	$-0.5\text{V}$ to $+7.0\text{V}$
DC Program Voltage .....	$5\text{V} \pm 5\%$
Output Current into Outputs .....	16 mA
Static Discharge Voltage .....	>2001V (per MIL-STD-883, Method 3015)
Latch-Up Current.....	>200 mA

## Operating Range<sup>[2]</sup>

Range	Ambient Temperature <sup>[2]</sup>	Output Condition	V <sub>CC</sub>	V <sub>CCO</sub>
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	5V	$5\text{V} \pm 5\%$	$5\text{V} \pm 5\%$
		3.3V	$5\text{V} \pm 5\%$	$3.3\text{V} \pm 0.3\text{V}$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	5V	$5\text{V} \pm 10\%$	$5\text{V} \pm 10\%$
		3.3V	$5\text{V} \pm 10\%$	$3.3\text{V} \pm 0.3\text{V}$
Military <sup>[3]</sup>	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	5V	$5\text{V} \pm 10\%$	$5\text{V} \pm 10\%$
		3.3V	$5\text{V} \pm 10\%$	$3.3\text{V} \pm 0.3\text{V}$

Shaded areas contain advance information.

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = $-3.2\text{ mA}$ <sup>[4]</sup>	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = $16\text{ mA}$ <sup>[4]</sup>		0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH voltage for all inputs <sup>[5]</sup>	2.0	5.25	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW voltage for all inputs <sup>[5]</sup>	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	V <sub>I</sub> = Internal GND, V <sub>I</sub> = V <sub>CC</sub>	-10	10	$\mu\text{A}$
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled	-50	50	$\mu\text{A}$
I <sub>OS</sub>	Output Short Circuit Current <sup>[6, 7]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = $0.5\text{V}$	-30	-160	mA
I <sub>CC-HS</sub>	Power Supply Current <sup>[8]</sup> Per Logic Block - High Speed Mode	V <sub>CC</sub> = Max., I <sub>OUT</sub> = $0\text{ mA}$ , f = 1 MHz, V <sub>IN</sub> = GND or V <sub>CC</sub>		18.7	mA
I <sub>CC-LP</sub>	Power Supply Current <sup>[8]</sup> Per Logic Block - Low Power Mode	V <sub>CC</sub> = Max., I <sub>OUT</sub> = $0\text{ mA}$ , f = 1 MHz, V <sub>IN</sub> = GND or V <sub>CC</sub>		9.3	mA
I <sub>BHL</sub>	Input Bus Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V <sub>IL</sub> = $0.8\text{V}$	+75		$\mu\text{A}$
I <sub>BHH</sub>	Input Bus Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = $2.0\text{V}$	-75		$\mu\text{A}$
I <sub>BHLO</sub>	Input Bus Hold LOW Overdrive Current	V <sub>CC</sub> = Max.		+500	$\mu\text{A}$
I <sub>BHHO</sub>	Input Bus Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.		-500	$\mu\text{A}$

### Notes:

2. Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 family devices see the Ultra37000 family data sheet.
3. T<sub>A</sub> is the "instant on" case temperature.
4. I<sub>OH</sub> =  $-2\text{ mA}$ , I<sub>OL</sub> =  $2\text{ mA}$  for SDO.
5. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
6. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> =  $0.5\text{V}$  has been chosen to avoid test problems caused by tester ground degradation.
7. Tested initially and after any design or process changes that may affect these parameters.
8. Measured with 16-bit counter programmed into the logic block. Total device power calculated by summing the I<sub>CC</sub> specifications for the mode of operation of each logic block.

**Inductance<sup>[7]</sup>**


Parameter	Description	Test Conditions	84-lead PLCC	100-lead TQFP	160-Lead TQFP	Unit
L	Maximum Pin Inductance	V <sub>IN</sub> = 5.0V at f = 1 MHz	8	5	9	nH

**Capacitance<sup>[7]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>IN</sub> = 5.0V at f = 1 MHz	8	pF
C <sub>CLK</sub>	Clock Signal Capacitance	V <sub>IN</sub> = 5.0V at f = 1 MHz	12	pF

**Endurance Characteristics<sup>[7]</sup>**

Parameter	Description	Test Conditions	Min.	Typ.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions <sup>[2]</sup>	1,000	10,000	Cycles

**AC Test Loads and Waveforms**


Parameter <sup>[9]</sup>	V <sub>X</sub>	Output Waveform--Measurement Level
t <sub>ER(-)</sub>	1.5V	37128-7
t <sub>ER(+)</sub>	2.6V	37128-8
t <sub>EA(+)</sub>	1.5V	37128-9
t <sub>EA(-)</sub>	V <sub>the</sub>	37128-10

(d) Test Waveforms

**Note:**

9. t<sub>ER</sub> measured with 5-pF AC Test Load and t<sub>EA</sub> measured with 35-pF AC Test Load.

**Switching Characteristics** Over the Operating Range<sup>[10]</sup>

<b>Parameter</b>	<b>Description</b>	<b>37128-167</b>		<b>37128-154</b>		<b>37128-125</b>		<b>37128-83</b>		<b>Unit</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Combinatorial Mode Parameters</b>										
$t_{PD}^{[11]}$	Input to Combinatorial Output		6.5		7.5		10		15	ns
$t_{PDL}^{[11]}$	Input to Output Through Transparent Input or Output Latch		9		10		13		18	ns
$t_{PDLL}^{[11]}$	Input to Output Through Transparent Input and Output Latches		11		12		15		19	ns
$t_{EA}^{[12]}$	Input to Output Enable		10		11		14		19	ns
$t_{ER}$	Input to Output Disable		10		11		14		19	ns
<b>Input Register Parameters</b>										
$t_{WL}$	Clock or Latch Enable Input LOW Time <sup>[7]</sup>	2.5		2.5		3		4		ns
$t_{WH}$	Clock or Latch Enable Input HIGH Time <sup>[7]</sup>	2.5		2.5		3		4		ns
$t_{IS}$	Input Register or Latch Set-Up Time	2		2		2		3		ns
$t_{IH}$	Input Register or Latch Hold Time	2		2		2		3		ns
$t_{ICO}^{[11]}$	Input Register Clock or Latch Enable to Combinatorial Output		11		11		14		19	ns
$t_{ICOL}^{[11]}$	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		12		12		16		21	ns
<b>Synchronous Clocking Parameters</b>										
$t_{CO}^{[12]}$	Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Output		4.5		4.5		6.5		8	ns
$t_S^{[11]}$	Set-Up Time from Input to Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	3.5		4.0		5.5		8		ns
$t_H$	Register or Latch Data Hold Time	0		0		0		0		ns
$t_{CO2}^{[11, 12]}$	Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Combinatorial Output Delay (Through Logic Array)		10		11		14		19	ns
$t_{SCS}^{[11]}$	Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable (Through Logic Array)	6		6.5		8		12		ns
$t_{SL}^{[11]}$	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	7.5		8.0		10		15		ns
$t_{HL}$	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	0		0		0		0		ns
<b>Product Term Clocking Parameters</b>										
$t_{COPT}^{[11, 12]}$	Product Term Clock or Latch Enable (PTCLK) to Output		9		10		12		17	ns

**Switching Characteristics** Over the Operating Range<sup>[10]</sup> (continued)

<b>Parameter</b>	<b>Description</b>	37128-167		37128-154		37128-125		37128-83		<b>Unit</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
$t_{SPT}^{[11]}$	Set-Up Time from Input to register Product Term Clock or Latch Enable (PTCLK)	2.5		2.5		3		3		ns
$t_{HPT}$	Register or Latch Data Hold Time	2.5		2.5		3		3		ns
$t_{ISPT}^{[11]}$	Set-Up Time from buried register used as an input register from Input to Product Term Clock or Latch Enable (PT-CLK)		-2		-2		-2		-2	ns
$t_{IHPT}$	Buried Register used as an input register or Latch Data Hold Time		5.5		6.5		9		14	ns
$t_{CO2PT}^{[11, 12]}$	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)		13		14		16		21	ns
<b>Pipelined Mode Parameters</b>										
$t_{Ics}^{[11, 12]}$	Input Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> )	5.5		6		8		12		ns
<b>Operating Frequency Parameters</b>										
$f_{MAX1}$	Maximum Frequency with Internal Feedback (Least of 1/ $t_{SCS}$ , 1/( $t_S + t_H$ ), or 1/ $t_{CO}$ ) <sup>[7]</sup>	167		154		125		83		MHz
$f_{MAX2}$	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/( $t_{WL} + t_{WH}$ ), 1/( $t_S + t_H$ ), or 1/ $t_{CO}$ )	200		200		153.8		125		MHz
$f_{MAX3}$	Maximum Frequency with External Feedback (Lesser of 1/( $t_{CO} + t_S$ ) or 1/( $t_{WL} + t_{WH}$ ))	125		118		83.3		62.5		MHz
$f_{MAX4}$	Maximum Frequency in Pipelined Mode (Least of 1/( $t_{CO} + t_S$ ), 1/ $t_{Ics}$ , 1/( $t_{WL} + t_{WH}$ ), 1/( $t_S + t_H$ ), or 1/ $t_{SCS}$ )	154		154		125		66.6		MHz
<b>Reset/Preset Parameters</b>										
$t_{RW}$	Asynchronous Reset Width <sup>[7]</sup>	8		8		10		15		ns
$t_{RR}$	Asynchronous Reset Recovery Time <sup>[7]</sup>	10		10		12		17		ns
$t_{RO}^{[11, 12]}$	Asynchronous Reset to Output		14		14		16		21	ns
$t_{PW}$	Asynchronous Preset Width <sup>[7]</sup>	8		8		10		15		ns
$t_{PR}$	Asynchronous Preset Recovery Time <sup>[7]</sup>	10		10		12		17		ns
$t_{PO}^{[11, 12]}$	Asynchronous Preset to Output		14		14		16		21	ns
<b>User Option Parameters</b>										
$t_{LP}$	Low Power Adder	5		5		6		6		ns
$t_{SLEW}$	Slow Output Slew Rate Adder	2		2		2		2		ns
<b>Tap Controller Parameter</b>										
$f_{TAP}$	Tap Controller Frequency	20		20		20		20		MHz

**Notes:**


10. All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load.

11. Logic Blocks operating in low power mode, add  $t_{LP}$  to this spec.

12. Outputs using Slow Output Slew Rate, add  $t_{SLEW}$  to this spec.


## Switching Waveforms

### Combinatorial Output



37128-11


### Registered Output with Synchronous Clocking






37128-12




### Registered Output with Product Term Clocking


#### Input going through the Array




37128-13

**Switching Waveforms (continued)**
**Registered Output with Product Term Clocking  
Input coming from Adjacent Buried Register**

**Latched Output**

**Registered Input**



**Switching Waveforms (continued)**
**Clock to Clock**

**Latched Input**

**Latched Input and Output**


**Switching Waveforms (continued)**
**Asynchronous Reset**


37128-20

**Asynchronous Preset**


37128-21

**Output Enable/Disable**



37128-22


**Ordering Information**

<b>Speed (MHz)</b>	<b>Ordering Code</b>	<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
167	CY37128P84-167JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
	CY37128P100-167AC	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-167AC	A160	160-Pin Thin Quad Flatpack	
154	CY37128P84-154JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
	CY37128P100-154AC	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-154AC	A160	160-Pin Thin Quad Flatpack	
	CY37128P84-154JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial
	CY37128P100-154AI	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-154AI	A160	160-Pin Thin Quad Flatpack	
125	CY37128P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
	CY37128P100-125AC	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-125AC	A160	160-Pin Thin Quad Flatpack	
	CY37128P84-125JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial
	CY37128P100-125AI	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-125AI	A160	160-Pin Thin Quad Flatpack	
	CY37128P160-125GMB	G160	160-Pin Grid Array	Military
	CY37128P160-125UMB	U160	160-Pin Ceramic Quad Flatpack	
83	CY37128P84-83JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
	CY37128P100-83AC	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-83AC	A160	160-Pin Thin Quad Flatpack	
	CY37128P84-83JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial
	CY37128P100-83AI	A100	100-Pin Thin Quad Flatpack	
	CY37128P160-83AI	A160	160-Pin Thin Quad Flatpack	
	CY37128P160-83GMB	G160	160-Pin Grid Array	Military
	CY37128P160-83UMB	U160	160-Pin Ceramic Quad Flatpack	

Shaded areas contain advance information.

ISR, UltraLogic, FLASH370, Ultra37000, and *Warp2Sim* are trademarks of Cypress Semiconductor Corporation.  
*Warp2* and *Warp3* are registered trademarks of Cypress Semiconductor Corporation.

**Package Diagrams**
**100-Pin Thin Quad Flat Pack A100**


**Package Diagrams (continued)**
**160-Lead Thin Quad Flat Pack (TQFP) A160**

**84-Lead Plastic Leaded Chip Carrier J83**
