

ADVANCED INFORMATION

DESCRIPTION:

The DP3ED8MX32RSW is an 8 Meg x 32 Dynamic RAM SO DIMM module. The module is constructed of four 4 Meg x 16 Dynamic RAM's which are surface mounted on an industry standard 72-pin SO DIMM substrate.

The DP3ED8MX32RSW provides for a compatible upgrade path from lower density JEDEC compatible modules. The module features high speed access times, common data inputs, outputs, Address, $\overline{\text{CAS}}$, Output and Write Enables, with power decoupling capacitors.

FEATURES:

- Access Times:
50, 60ns (max..)
- Single 3.3V $\pm$ 0.3V Supply
- Common Data Inputs and Outputs
- EDO Operating Mode
- 4096 Cycles / 64 ms
- 3 variations of Refresh:
 - $\overline{\text{RAS}}$ only Refresh
 - $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh
 - Hidden Refresh
- Industry Standard:
72-Pin SO DIMM


PIN NAMES	
A0 - A11	Row Address: A0 - A11 Column Address: A0 - A9 Refresh Address: A0 - A11
DQ0 - DQ31	Data In / Data Out
$\overline{\text{CAS0}} - \overline{\text{CAS3}}$	Column Address Strokes
$\overline{\text{RAS0}} - \overline{\text{RAS3}}$	Row Address Strokes
$\overline{\text{WE}}$	Read / Write Enables
VCC	Power Supply (+3.3V)
VSS	Ground
PD1 - PD7	Presence Detects
N.C.	No Connect

PIN-OUT DIAGRAM

BOTTOM VIEW

INDEX			
DQ0	2	1	VSS
DQ2	4	3	DQ1
DQ4	6	5	DQ3
DQ6	8	7	DQ5
VCC	10	9	DQ7
A0	12	11	PD1
A2	14	13	A1
A4	16	15	A3
A6	18	17	A5
N.C.	20	19	A10
DQ9	22	21	DQ8
DQ11	24	23	DQ10
DQ13	26	25	DQ12
A7	28	27	DQ14
VCC	30	29	A11
A9	32	31	A8
$\overline{\text{RAS2}}$	34	33	$\overline{\text{RAS3}}$
N.C.	36	35	DQ15
DQ17	38	37	DQ16
$\overline{\text{CAS0}}$	40	39	VSS
$\overline{\text{CAS3}}$	42	41	$\overline{\text{CAS2}}$
$\overline{\text{RAS0}}$	44	43	$\overline{\text{CAS1}}$
N.C.	46	45	$\overline{\text{RAS1}}$
N.C.	48	47	$\overline{\text{WE}}$
DQ19	50	49	DQ18
DQ21	52	51	DQ20
DQ23	54	53	DQ22
DQ24	56	55	N.C.
DQ26	58	57	DQ25
DQ27	60	59	DQ28
DQ29	62	61	VCC
DQ31	64	63	DQ30
PD2	66	65	N.C.
PD4	68	67	PD3
PD6	70	69	PD5
VSS	72	71	PD7

FUNCTIONAL BLOCK DIAGRAM



ADVANCED INFORMATION

RECOMMENDED OPERATING CONDITIONS					
Symbol	Parameter	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{IL}	Input Low Voltage	-0.3		0.8	V
V _{IH}	Input High Voltage	2.0		V _{CC} +0.3	V
T _A	Operating Temperature	0	+25	+70	°C

NOTE: All voltages referenced to V_{SS}.

CAPACITANCE: t _A = 25°C, f = 1MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	30	pF	V _{IN} = 0V
C _{CAS}	CAS Input	15		
C _{RAS}	RAS Input	10		
C _{WE}	Write Enable	30		
C _{I/O}	Data Input/Output	20		

PRESENCE DETECT & ID PINS		
PIN	50ns	60ns
PD1	N.C.	N.C.
PD2	N.C.	N.C.
PD3	V _{SS}	V _{SS}
PD4	V _{SS}	V _{SS}
PD5	V _{SS}	N.C.
PD6	V _{SS}	N.C.
PD7	N.C.	N.C.

ABSOLUTE MAXIMUM RATINGS			
Symbol	Parameter	Value	Units
T _{STG}	Storage Temperature	-55 to +125	°C
V _{I/O}	Voltage on Any Pin	-0.5 to min. (V _{CC} +0.5, 4.6)	V
V _{CC}	V _{CC} Supply Voltage	-0.5 to +6.4	V
I _{OUT}	Output Current	50	mA


AC TEST CONDITIONS	
Input Pulse Levels	0V to 2.4V
Input Pulse Rise and Fall Times	5ns *
Input Timing Reference Levels	1.2V
Output Timing Reference Levels	1.2V

* Transition measured between 0.8V and 2.0V.

OUTPUT LOAD		
Load	CL	Parameters Measured
1	100pF	except t _{CLZ}
2	5pF	t _{CLZ}

Figure 1. Output Load

** Including Scope and Jig Capacitance.



DC OPERATING CHARACTERISTICS							
Symbol	Characteristic	Conditions	50ns		60ns		Units
			Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	CAS0 - CAS3	-4	+4	-4	+4	μA
		A0-A11, WE	-16	+16	-16	+16	
		RAS0 - RAS2	-8	+8	-8	+8	
I _{OUT}	Output Leakage Current		-5	+5	-5	+5	μA
I _{CC1}	Operating Current	RAS and CAS cycling @ t _{RC} = min.		880		800	mA
I _{CC2}	Standby Current	RAS = CAS = WE = V _{IH}		8		8	mA
I _{CC3}	RAS - Only Refresh Current	CAS = V _{IH} , RAS Cycling @ t _{RC} = min.		880		800	mA
I _{CC4}	Extended Data Out Mode	RAS and CAS Cycling @ t _{RC} = min.		880		800	mA
I _{CC5}	Standby Current	RAS = CAS = WE = V _{CC} - 0.2V		4		4	mA
I _{CC6}	CAS - Before - RAS Refresh Current	RAS and CAS Cycling @ t _{RC} = min.		880		800	mA
V _{OL}	Output Low Voltage	I _{OL} = 2.0mA		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -2mA	2.4		2.4		V

ADVANCED INFORMATION

A.C. OPERATING AND CHARACTERISTICS ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$)							
No.	Symbol	Parameter	50ns		60ns		Unit
			Min.	Max.	Min.	Max.	
1	t_{RC}	Random Read or Write Cycle Time	84		104		ns
2	t_{RWC}	Read Modify Write Cycle Time	116		140		ns
3	t_{RAC}	Access Time from $\overline{RAS}$ ^{3, 4, 10}		50		60	ns
4	t_{CAC}	Access Time from $\overline{CAS}$ ^{3, 4, 5}		13		15	ns
5	t_{AA}	Access Time from Column Address ^{3, 10}		25		30	ns
6	t_{CLZ}	$\overline{CAS}$ to Output in LOW-Z ³	3		3		ns
7	t_{CEZ}	Output Buffer Turn-Off Delay From $\overline{CAS}$ ^{6, 11}	3	13	3	15	ns
8	t_T	Transition Time (rise and fall) ²	2	50	2	50	ns
9	t_{RP}	$\overline{RAS}$ Precharge Time	30		40		ns
10	t_{RAS}	$\overline{RAS}$ Pulse Width	50	10,000	60	10,000	ns
11	t_{RSH}	$\overline{RAS}$ Hold Time	13		15		ns
12	t_{CSH}	$\overline{CAS}$ Hold Time	38		45		ns
13	t_{CAS}	$\overline{CAS}$ Pulse Width ¹²	8	10,000	10	10,000	ns
14	t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time ⁴	20	37	20	45	ns
15	t_{RAD}	$\overline{RAS}$ to Column Address Delay Time ¹⁰	15	25	15	30	ns
16	t_{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5		5		ns
17	t_{ASR}	Row Address Setup Time	0		0		ns
18	t_{RAH}	Row Address Hold Time	10		10		ns
19	t_{ASC}	Column Address Setup Time	0		0		ns
20	t_{CAH}	Column Address Hold Time	8		10		ns
21	t_{RAL}	Column Address to $\overline{RAS}$ Lead Time	25		30		ns
22	t_{RCS}	Read Command Setup Time	0		0		ns
23	t_{RCH}	Read Command Hold Time Referenced to $\overline{CAS}$ ⁸	0		0		ns
24	t_{RRH}	Read Command Hold Time Referenced to $\overline{RAS}$ ⁸	0		0		ns
25	t_{VCH}	Write Command Hold Time	10		10		ns
26	t_{WP}	Write Command Pulse Width	10		10		ns
27	t_{RWL}	Write Command to $\overline{RAS}$ Lead Time	13		15		ns
28	t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	8		10		ns
29	t_{DS}	Data-In Setup Time ⁹	0		0		ns
30	t_{DH}	Data-In Hold Time ⁹	8		10		ns
31	t_{REF}	Refresh Period		32		32	ms
32	t_{WCS}	Write Command Setup Time ⁷	0		0		ns
33	t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay Time ⁷	30		34		ns
34	t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay Time ⁷	67		79		ns
35	t_{AWD}	Column Address to $\overline{WE}$ Delay Time ⁷	42		54		ns
36	t_{CSR}	$\overline{CAS}$ Set Up time ($\overline{CAS}$ Before $\overline{RAS}$ Refresh)	5		5		ns

ADVANCED INFORMATION



A.C. OPERATING AND CHARACTERISTICS (V _{DD} = 5.0V±10%, T _A = 0°C to 70°C) (Continued)							
No.	Symbol	Parameter	50ns		60ns		Unit
			Min.	Max.	Min.	Max.	
37	t _{CHR}	CAS Hold Time (CAS Before RAS Refresh) ¹⁴	10		10		ns
38	t _{RPC}	RAS to CAS precharge time	5		5		ns
39	t _{CPA}	Access time From CAS Precharge ³		28		35	ns
40	t _{HPC}	Hyper Page Cycle Time ¹³	20		25		ns
41	t _{HPRWC}	Hyper Page Read Modify Write Cycle ¹³	47		56		ns
42	t _{CP}	CAS Precharge Time (Hyper Page Cycle)	8		10		ns
43	t _{RASP}	RAS Pulse Width (Hyper Page Cycle)	50	200,000	60	200,000	μs
44	t _{RHCP}	RAS Hold Time From CAS Precharge	30		35		ns
45	t _{CPWD}	CAS Precharge to WE Delay Time	47		54		ns
46	t _{WRP}	WE to RAS Precharge time (C-B-R Refresh)	10		10		ns
47	t _{WRH}	WE to RAS Hold Time (C-B-R Refresh)	10		10		ns
48	t _{DOH}	Output Data Hold Time	5		5		ns
49	t _{REZ}	Output Buffer Turn Off Delay From RAS ^{6, 12}	3	13	3	15	ns
50	t _{WEZ}	Output Buffer Turn Off Delay From WE ⁶	3	13	3	15	ns
51	t _{WED}	WE to Data Delay	15		15		ns
52	t _{WPE}	WE Pulse Width (Hyper Page Cycle)	5		5		ns

NOTES:


1. An initial pause of 200 μs is required after power-up followed by eight $\overline{RAS}$ refresh cycles ($\overline{RAS}$ -ONLY or CBR) before proper operation is assured.
2. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min.) and V_{IL} (max.) and are assumed to be 2ns for all inputs.
3. Measured with the load equivalent to (1) one TTL load and 100pF.
4. Operation within the t_{RCD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}$ (max.).
6. This parameter defines the time at which the output achieves the open circuit conditions and is not referenced to V_{OL} or V_{OH} .
7. t_{WCS} , t_{RWG} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{AWD}$ (min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWG} \geq t_{RWG}$ (min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{CAS}$ leading edge in early write cycles.
10. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .
11. t_{CEZ} (max.) and t_{REZ} (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
12. If $\overline{RAS}$ goes high before $\overline{CAS}$ high going, the open circuit condition of the output is achieved by $\overline{CAS}$ high going. If $\overline{CAS}$ goes high before $\overline{RAS}$ high going, the open circuit condition of the output is achieved by $\overline{RAS}$ high going.
13. $t_{ASC} \geq 6ns$. Assume $t_f = 2.0ns$
14. It can get less $\overline{CAS}$ before $\overline{RAS}$ current loss if $t_{CHR} \geq t_{RAS}$ or $\overline{CAS} \leq 0.2V$ at $\overline{CAS}$ before $\overline{RAS}$ refresh mode.

ADVANCED INFORMATION



READ CYCLE

WRITE CYCLE (EARLY WRITE): $D_{OUT} = OPEN$ 

HYPER PAGE READ CYCLE


[illegible]

ADVANCED INFORMATION




ADVANCED INFORMATION

$\overline{\text{CAS}}$ - BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE: $\overline{\text{WE}}$, Address = Don't Care




HIDDEN REFRESH CYCLE (WRITE): $\text{DOUT} = \text{Open}$




ADVANCED INFORMATION

ORDERING INFORMATION



MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
(714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>