

# Programmable Delay Units


SERIES: PDU-108H

ECL Interfaced  
(3 BIT)



## Features:

- Low propagation delay
- Digitally programmable in 8 delay steps.
- Delay increments of 1/2 ns thru 50 ns.
- Fits standard 16 pins DIP socket.
- Output ECL interfaced.




## Specifications:

- Logic 1 input voltage: .980 V.
- Logic 1 input current: 10 ma.
- Logic 0 input voltage: 1.65 V.
- Logic 0 input current: 20 ma.
- Logic 1 output voltage: -.96 V.
- Logic 0 output voltage: -1.65 V.
- Operating temperature: 0° to 70°C.
- Storage temperature: -55° to + 125 C.
- Power dissipation: -290 mw typ. (no load).
- Temperature coefficient: 100 PPM/C.
- Delay variation: Monotonic in one direction.
- Total delay tolerance: + 5% or 1 ns whichever is greater.
- Inherent delay (T<sub>00</sub>): 2.8 ns typ.
- Propagation delay:  
Address to output (T<sub>SUA</sub>): = 3.6 ns typ.  
Enable to output (T<sub>SUE</sub>): = 1.7 ns typ.

## Test Conditions:

- Input pulse-width: 150% of total delay.
- Input pulse rise-time: ≥ 6 ns.
- Input pulse voltage: -1.5 V.
- V<sub>EE</sub> supply voltage: -5 V.
- V<sub>EE</sub> supply current: 56 ma typ.
- Operating temperature: 25°C.



## TRUTH TABLE

Enable (E <sub>0</sub> )	Address (Bit No.)			Delay Out
	3	2	1	
0	0	0	0	T <sub>0</sub>
0	0	0	1	T <sub>1</sub>
0	0	1	0	T <sub>2</sub>
0	0	1	1	T <sub>3</sub>
0	1	0	0	T <sub>4</sub>
0	1	0	1	T <sub>5</sub>
0	1	1	0	T <sub>6</sub>
0	1	1	1	T <sub>7</sub>
1	φ	φ	φ	0

1 = High  
 0 = Low  
 φ = Don't care  
 T<sub>0</sub> = Reference or inherent delay of circuit.  
 T<sub>1</sub> to T<sub>7</sub> = Multiplier of incremental delay.

Part No.**	Min. Delay Increment (ns)	Total Delay* Change (ns)
PDU-108H-.5	.5 ± .3	3.5
PDU-108H-1	1 ± .4	7
PDU-108H-2	2 ± .4	14
PDU-108H-3	3 ± .5	21
PDU-108H-5	5 ± .6	35
PDU-108H-10	10 ± 1	70
PDU-108H-20	20 ± 1.5	140
PDU-108H-40	40 ± 2	280
PDU-108H-50	50 ± 2.5	350

\*This delay value does not include the T<sub>0</sub> delay.  
 \*\*Other delay increments available on request.