

Description

The μPD71088 is a CMOS system bus controller for a μPD70108 (V20®) or μPD70116 (V30®) microprocessor system. It controls the memory or I/O system bus.

Features


- CMOS technology
- Bus controller for microcomputer system expansion
- Command outputs for system bus control
- Control outputs for I/O peripheral bus control
- High drive capability for command and control outputs ($I_{OL} = 12$ mA)
- Three-state outputs for command outputs
- Advanced I/O and memory write command outputs
- μPD70108, μPD70116 compatible
- +5-volt ± 10% single power supply
- 20-pin plastic DIP (300 mil) or SOP package
- Industrial temperature range: -40 to +85°C

Ordering Information

Part Number	Clock (MHz)	Package Type
μPD71088C-8	8	20-pin plastic DIP
C-10	10	
G-8	8	20-pin plastic SOP


Pin Configurations

20-Pin Plastic DIP



V20 and V30 are registered trademarks of NEC Corporation.

20-Pin Plastic SOP



Pin Identification

Symbol	Function
IOB	Input/output bus mode input
CLK	Clock input
BS1	Bus status input 1
BUFR/W	Buffer read/write output
ASTB	Address strobe output
AEN	Address enable input
MRD	Memory read output
AMWR	Advanced memory write output
MWR	Memory write command output
V _{SS}	Ground
IOWR	I/O write command output
AIOWR	Advanced I/O write command output
IORD	I/O read command output
INTAK	Interrupt acknowledge output
CEN	Command enable input
DBEN	Data buffer enable output
ICE/PBEN	Interrupt cascade enable/Peripheral data bus enable output
BS2	Bus status input 2
BS0	Bus status input 0
V _{DD}	Power supply

PIN FUNCTIONS**BS0-BS2 (Bus Status Inputs 0, 1, 2)**

The BS0-BS2 inputs are connected to the encoded CPU status outputs. The μ PD71088 decodes these status outputs into command and control outputs for timing control. See table 1 for an explanation of these inputs.

CLK (Clock)

The CLK input is connected to the same clock output that drives the CPU clock, usually the CLK output of a μ PD71084 or a μ PD71011. It is the internal system clock of the μ PD71088.

AEN (Address Enable)

The AEN input controls the command output buffers. When IOB is low, a low-level AEN causes the command buffers to output command output signals. A high-level AEN makes all command lines go to high impedance. When IOB is high, the μ PD71088 is in I/O bus mode, and the command lines are not affected by AEN.

CEN (Command Enable)

The CEN input controls DBEN, PBEN and all command outputs. When CEN is high, all these outputs are active. When CEN is low, they are inactive.

IOB (I/O Bus Mode)

When the IOB input is high, the bus control mode is I/O bus mode. When IOB is low, the bus control mode is system bus mode.

MRD (Memory Read Command)

The MRD output is the signal to read data from a memory device. MRD is three-state, active low.

MWR (Memory Write Command)

The MWR output is the signal to write data to a memory device. MWR is three-state, active low.

AMWR (Advanced Memory Write Command)

This command output is the same as MWR, except that it is generated one state (clock cycle) earlier than MWR.

IORD (I/O Read Command)

The IORD output is the signal to read data from an I/O device. IORD is three-state, active low.

IOWR (I/O Write Command)

The IOWR output is the signal to write data to an I/O device. IOWR is three-state, active low.

AIOWR (Advanced I/O Write Command)

This command output is the same as IOWR, except that it is generated one state (clock cycle) earlier than IOWR.

INTAK (Interrupt Acknowledge)

The INTAK output acknowledges interrupt requests. Requesting devices output an interrupt vector address in response to INTAK. INTAK is three-state, active low.

ASTB (Address Strobe)

The ASTB output control signal latches the address outputs from the CPU into an external address latch, such as a μ PD71082 or μ PD71083. Address data should be strobed with the trailing edge (high to low) of ASTB.

DBEN (Data Buffer Enable)

The DBEN output activates a data bus buffer/driver such as a μ PD71086 or μ PD71087 to input or output data between the CPU local bus and the memory or I/O system bus.

BUFR/W (Buffer Read/Write)


The BUFR/W output controls the direction in which data moves through a transceiver between the CPU and the memory or I/O peripherals. When BUFR/W is high, data is transferred from the CPU local bus to the memory or I/O system bus. When BUFR/W is low, data is transferred from the memory or I/O system bus to the CPU local bus.

ICE/PBEN (Interrupt Cascade Enable/Peripheral Data Bus Enable)

The meaning of this output signal depends on IOB. If IOB is low (system bus mode), it is the ICE output. ICE controls the cascade address transfer from a master priority interrupt controller to slave priority interrupt controllers. The slave reads the address from the master when ICE goes high.

When IOB is high, it becomes PBEN. PBEN controls the I/O bus the same way that DBEN controls the system bus. In this case, however, the output is active low.

Block Diagram



Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$; $V_{SS} = 0 \text{ V}$

Power supply voltage, V_{DD}	-0.5 to +7.0 V
Input voltage, V_I	-1.0 to $V_{DD} + 1.0 \text{ V}$
Output voltage, V_O	-0.5 to $V_{DD} + 0.5 \text{ V}$
Operating temperature, T_{OPT}	-40 to +85 °C
Storage temperature, T_{STG}	-65 to +150 °C
Power dissipation, P_D (DIP)	500 mW
Power dissipation, P_D (SO)	200 mW

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

Capacitance

 $T_A = 25^\circ\text{C}$; $V_{DD} = +5 \text{ V}$

Parameter	Symbol	Min	Max	Units	Conditions
Input capacitance	C_{IN}	12	pF	f = 1 MHz	

5k

DC Characteristics

 $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$; $V_{DD} = 5 \text{ V} \pm 10\%$


Parameter	Symbol	Min	Max	Unit	Conditions
Input voltage, high	V_{IH}	2.2		V	
Input voltage, low	V_{IL}		0.8	V	
Output voltage, high	V_{OH}	$V_{DD} - 0.8$		V	Controls: $I_{OH} = -8 \text{ mA}$ @ 10 MHz, -4 mA @ 8 MHz
Output voltage, low	V_{OL}		0.45	V	Commands: $I_{OL} = 24 \text{ mA}$ @ 10 MHz, 12 mA @ 8 MHz Controls: $I_{OL} = 8 \text{ mA}$ @ 10 MHz, 4 mA @ 8 MHz
Input current leakage	I_{IL}	-1.0	1.0	μA	$V_I = V_{DD}, V_{SS}$
Leakage current at high impedance	I_{OFF}	-10	10	μA	
Power supply current (static)	I_{DD}	60		μA	$V_I = V_{DD}, V_{SS}$
Power supply current (dynamic)	I_{DDdyn}	20		mA	$f_{in} = 10 \text{ MHz}$

AC Characteristics $T_A = -40$ to $+85^\circ\text{C}$; $V_{DD} = 5 \text{ V} \pm 10\%$


Parameter	Symbol	μ PD71088		μ PD71088C-10		Units	Conditions
		Min	Max	Min	Max		
CLK cycle period	t_{CYCK}	125		100		ns	
CLK pulse width, high	t_{PWCKH}	40		41		ns	
CLK pulse width, low	t_{PWCKL}	60		49		ns	
Setup time for bus status active to CLK \uparrow	t_{SBSV}	40		35		ns	
Hold time for bus status inactive from CLK \downarrow	t_{HBSV}	10		10		ns	
Setup time for bus status inactive to CLK \downarrow	t_{SBSIV}	35		35		ns	
Hold time for bus status inactive from CLK \uparrow	t_{HBSIV}	10		10		ns	
Command active delay from CLK \downarrow	t_{DCML}	10	40	10	35	ns	
Command inactive delay from CLK \downarrow	t_{DCMH}	10	40	10	35	ns	
Command output on delay from $\overline{\text{AEN}} \downarrow$	t_{DAECM}		40		40	ns	
Command active output delay from $\overline{\text{AEN}} \downarrow$	t_{DAECML}	100	295	115	200	ns	
Command disable delay from $\overline{\text{AEN}} \uparrow$	t_{FAECM}		50		20	ns	
Command active delay from CEN \uparrow	t_{DCECM}		t_{DCML}		t_{DCML}	ns	$I_{OL} = 4 \text{ mA}$
ASTB active delay from CLK \downarrow	t_{DCKSTH}		30		20	ns	$I_{OH} = -4 \text{ mA}$
ASTB active delay from BS2, 1, 0	t_{DBSST}		25		20	ns	$C_L = 100 \text{ pF}$
ASTB inactive delay from CLK \uparrow	t_{DCKSTL}	7	25	7	25	ns	
DBEN, PBEN active delay from CLK \downarrow	t_{DCTV}	10	50	10	35	ns	
DBEN, PBEN inactive delay from CLK \uparrow	t_{DCT}	10	50	10	35	ns	
DBEN, PBEN active delay from $\overline{\text{AEN}} \downarrow$	t_{DAECT}		30		30	ns	
DBEN, PBEN active delay	t_{DCECT}		30		30	ns	
BUFR/W \uparrow delay from CLK \uparrow	t_{DCKWR}		40		40	ns	
BUFR/W \downarrow delay from CLK \uparrow	t_{DCKRD}		60		40	ns	
ICE active delay from CLK \downarrow	t_{DCKIC}		30		30	ns	
ICE active delay from BS2, 1, 0	t_{DBSIC}		25		20	ns	
ICE inactive delay from CLK \downarrow	t_{DICL}	10	50	10	40	ns	
Input rise time	t_{RI}		20		20	ns	0.8 V to 2.0 V
Output rise time	t_{RO}		20		20	ns	
Input fall time	t_{FI}		12		12	ns	2.0 V to 0.8 V
Output fall time	t_{FO}		12		12	ns	

Timing Waveforms




General



83-004056B

Timing Waveforms (cont)***DBEN, PBEN , and Command Output***

83-004057B

AC Test Input***AC Test Output******Output Test Loads***

FUNCTIONAL DESCRIPTION**Command Logic**

The PD71088 decodes the CPU bus status outputs into command outputs. The bus status outputs (BS0-BS2) and their decoded commands are shown in table 1.

Bus Control Mode

The CEN, IOB, and AEN signals control the bus controller mode as shown in table 2.

Table 1. Command Logic

BS2	BS1	BS0	CPU Status	μPD71088 Command Output
Low	Low	Low	Interrupt acknowledge	INTAK
Low	Low	High	I/O read mode	IORD
Low	High	Low	I/O write mode	IOWR, AIOWR
Low	High	High	Halt mode	None
High	Low	Low	Instruction fetch mode	MRD
High	Low	High	Memory read mode	MRD
High	High	Low	Memory write mode	MWR, AMWR
High	High	High	No bus cycle mode	None

Table 2. Bus Control Mode

Control Input			Command Output			Control Output	
CEN	IOB	AEN	Memory I/O		ICE/PBEN	ASTB, BUFR/W, DBEN	
			MRD, MWR, AMWR	IOWR, AIOWR, IORD, INTAK			
H	H (I/O bus mode)	H	High impedance	Outputs enabled (NC)	PBEN (NC)	Outputs enabled (NC)	
		L	Outputs enabled				
H	L (System bus mode)	H	High impedance	High impedance	ICE (NC)	Outputs enabled (NC)	
		L	Outputs enabled	Outputs enabled			
L (Command disable mode)	x	x	H	H	PBEN = H	Outputs enabled (DBEN = L:ASTB, BUFR/W are NC)	

Note:

x = Don't care, NC = No change, H = High, L = Low

