

128K

X76F128

16Kx8+64x8

Secure

FEATURES

 64-bit Password Security -Five 64-bit Passwords for Read, Program and Reset

•16384 Byte+64 Byte Password Protected Arrays

- -Seperate Read Passwords
- -Seperate Write Passwords

-Reset Password •Programmable Passwords Retry Counter Register

-Allows 8 tries before clearing of both arrays -Password Protected Reset

•32-bit Response to Reset (RST Input) •64 byte Sector Program •400kHz Clock Rate .2 wire Serial Interface Low Power CMOS

-2.7 to 5.5V operation -Standby current Less than 1µA -Active current less than 3 mA •High Reliability Endurance: -100,000 Write Cycles

•Data Retention: 100 years •Available in:

-SmartCard Module -TQFP Package

DESCRIPTION

The X76F128 is a Password Access Security Supervisor, containing one 131072-bit Secure SerialFlash array and

one 512-bit Secure SerialFlash array. Access to each memory array is controlled by two 64-bit passwords.

These passwords protect read and write operations of the memory array. A separate RESET password is used

to reset the passwords and clear the memory arrays in the event the read and write passwords are lost.

The X76F128 features a serial interface and software protocol allowing operation on a popular two wire bus.

The bus signals are a clock Input (SCL) and a bidirectional data input and output (SDA). Access to the device


is controlled through a chip select (CS) input, allowing any number of devices to share the same bus.

The X76F128 also features a synchronous response to reset providing an automatic output of a hard-wired 32-bit

data stream conforming to the industry standard for memory cards.

The X76F128 utilizes Xicor's proprietary Direct Write^M cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

Functional Diagram



PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

Serial Data (SDA)

SDA is a true three state serial data input/output pin. Dur- ing a read cycle, data is shifted out on this pin. During a

write cycle, data is shifted in on this pin. In all other cases, this pin is in a high impedance state.

Chip Enable (CS)

When CS is high, the X76F128 is deselected and the SDA pin is at high impedance and unless an internal

write operation is_underway, the X76F128 will be in standby mode. CS low enables the X76F128, placing it in the active mode.

Reset (RST)

RST is_a device reset pin. When RST is pulsed high while CS is low the X76F128 will output 32 bits of fixed

data which conforms to_the standard for "synchronous response to reset". CS must remain LOW and the part

must not be in a write cycle for the response to reset to occur. Se<u>e Figure 11</u>. If at any time during the response

to reset CS goes HIGH, the response to reset will be aborted and the part will return to the standby state. The response to reset is "mask programmable" only!

DEVICE OPERATION

There are two primary modes of operation for the X76F128; Protected READ and protected WRITE.

Protected operations must be performed with one of four 8byte passwords.

The basic method of communication for the_device is established by first enabling the device (CS LOW), gen-

erating a start condition, then transmitting a command, followed by the correct password. All parts will be

shipped from the factory with all passwords equal to '0'. The user must perform ACK Polling to determine the

validity of the password, before starting a data transfer (see Acknowledge Polling.) Only after the correct pass-

word is accepted and a ACK polling has been performed, can the data transfer occur.

To ensure the correct communication, RST must remain LOW under all conditions except when running a "Response to Reset sequence".

Data is transferred in 8-bit segments, with each transfer being followed by an ACK, generated by the receiving device.

If the X76F128 is in a nonvolatile write cycle a "no ACK" (SDA=High) response will be issued in response to loading of the command byte. If a stop is issued prior to the nonvolatile write cycle the write operation will be terminated and the part will reset and enter into a standby mode.


The basic sequence is illustrated in Figure 1.

PIN NAMES

Symbol Description				
CS	Chip Select Input			
SDA	Serial Data Input/Output			
SCL	Serial Clock Input			
RST	Reset Input			
Vcc	Supply Voltage			
Vss	Ground			
NC	No Connect			

7052 FM T01


PIN CONFIGURATION



After each transaction is completed, the X76F128 will reset and enter into a standby mode. This will also be the

response if an unsuccessful attempt is made to access a protected array.

Figure 1. X76F128 Device Operation



Retry Counter

The X76F128 contains a retry counter. The retry counter allows 8 accesses with an invalid password before any

action is taken. The counter will increment with any combination of incorrect passwords. If the retry counter over-

flows, all memory areas are cleared and the device is locked by preventing any read or write array password matches. The passwords are unaffected. If a correct password is received prior to retry counter overflow, the

retry counter is reset and access is granted. In order to reset the operation of a locked up device, a special reset command must be used with a RESET PASSWORD.

Device Protocol

The X76F128 supports a bidirectional bus oriented pro- tocol. The protocol defines any device that sends data

onto the bus as a transmitter and the receiving device as a receiver. The device controlling the transfer is a master

and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for

both transmit and receive operations. Therefore, the X76F128 will be considered a slave in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA changes during SCL HIGH are reserved for

indicating start and stop conditions. Refer to Figure 2 and Figure 3.

Start Condition

All commands are preceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X76F128 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

A start may be issued to terminate the input of a control byte or the input data to be written. This will reset the device and leave it ready to begin a new read or write command. Because of the push/pull output, a start can-

not be generated while the part is outputting data. Starts are inhibited while a write is in progress.

Stop Condition

All communications must be terminated by a stop condition. The stop condition is a LOW to HIGH transition of

SDA when SCL is HIGH. The stop condition is also used to reset the device during a command or data input

sequence and will leave the device in the standby power mode. As with starts, stops are inhibited when outputting data and while a write is in progress.

Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either

master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data.

The X76F128 will respond with an acknowledge after recognition of a start condition and its slave address. If

both the device and a write condition have been selected, the X76F128 will respond with an acknowledge after the receipt of each subsequent eight-bit word.

RESET DEVICE Command

The RESET DEVICE command is used to clear the retry counter and reactivate the device. When the RESET

DEVICE command is used prior to the retry counter overflow, the retry counter is reset and no arrays or pass-

words are affected. If the retry counter has overflowed, all memory areas are cleared and all commands are blocked and the retry counter is disabled. Issuing a valid RESET DEVICE command (with reset password) to the

device resets and re-enables the retry counter and reenables the other commands. Again, the passwords are not affected.

RESET PASSWORD Command

A RESET PASSWORD command will clear both arrays and set all passwords to all zero.

Figure 2. Data Validity




Figure 3. Definition of Start and Stop Conditions




Table 1. X76F128 Instruction Set

1st Byte after Start	1st Byte after Password	2nd Byte after Password	Command Description	Password used
1000 0000	High Address	Low address	Read (Array 0)	Read 0
1000 1000	High Address	Low address	Read (Array 1)	Read 1
1001 0000	High Address	Low address	Sector Write (Array 0)	Write 0
1001 1000	High Address	Low address	Sector Write (Array 1)	Write 1
1010 0000	0000 0000	0000 0000	Change Read 0 Password	Read 0
1010 1000	0000 0000	0000 0000	Change Read 1 Password	Read 1
1011 0000	0000 0000	0000 0000	Change Write 0 Password	Write 0
1011 1000	0000 0000	0000 0000	Change Write 1 Password	Write 1
1100 0000	0000 0000	0000 0000	Change Reset Password	Reset
1110 0000	not used	not used	RESET PASSWORD Command	Reset
1110 1000	not used	not used	RESET DEVICE Command	Reset
1111 0000	not used	not used	ACK Polling command (Ends Password operation)	None
	All the rest		Reserved	

Notes: Illegal command codes will be disregarded. The part will respond with a "no-ACK" to the illegal byte and then return to the standby mode. All write/read operations require a password.

PROGRAM OPERATIONS


Sector Programming

The sector program mode requires issuing the 8-bit write command followed by the password, password Ack com-

mand, the address and then the data bytes transferred as illustrated in figure 4. Up to 64 bytes may be trans-

ferred. After the last byte to be transferred is acknowledged a stop condition is issued which starts the nonvolatile write cycle.

Figure 4. Sector Programming



ACK Polling


Once a stop condition is issued to indicate the end of the host's write sequence, the X76F128 initiates the internal

nonvolatile write cycle. In order to take advantage of the typical 5ms write cycle, ACK polling can begin

immediately. This involves issuing the start condition followed by the new command code of 8 bits (1st byte of

the protocol.) If the X76F128 is still busy with the nonvolatile write operation, it will issue a "no-ACK" in


response. If the nonvolatile write operation has completed, an "ACK" will be returned and the host can then proceed with the rest of the protocol.



After the password sequence, there is always a nonvola- tile write cycle. This is done to discourage random

guesses of the password if the device is being tampered with. In order to continue the transaction, the X76F128 $\,$

requires the master to perform an ACK polling with the specific code of F0h. As with regular Acknowledge polling the user can either time out for 10ms, and then issue the ACK polling once, or continuously loop as described in the flow.



If the password that was inserted was correct, then an "ACK" will be returned once the nonvolatile cycle is over,

in response to the ACK polling cycle immediately following it.

If the password that was inserted was incorrect, then a "no ACK" will be returned even if the nonvolatile cycle is over.

Therefore, the user cannot be certain that the password is incorrect until the 10ms write cycle time has elapsed.




Figure 5. Acknowledge Polling

READ OPERATIONS

Read operations are initiated in the same manner as write operations but with a different command code.

Random Read

The master issues the start condition and a Read instruc- tion and password, performs a Password Ack Polling, then

issues the word address. Once the password has been acknowledged and first byte has been read, another start

can be issued followed by a new 8-bit address. Random reads are allowed, but only the low order 8 bits can

change. This limits random reads to a 512 byte block. Therefore, with a single password cycle only a 512 byte

block of array 0 may be accessed randomly. To randomly access another block of array 0, a stop must be issued fol-

lowed by a new command/address/password sequence. A random read of the array 1 can access all locations without another password command sequence.

Sequential Read

The host can read sequentially within an array after the password acceptance sequence. The data output is

sequential, with the data from address n followed by the data from n+1. The address counter for read operations

increments all address bits, allowing the entire memory array contents to be serially read during one operation. At

the end of the address space (address 3FFFh for array 0, 3Fh for array 1), the counter "rolls over" to address 0 and

the X76F128 continues to output data for each acknowledge received. Refer to figure 7 for the address, acknowl-

edge and data transfer sequence. An acknowledge must follow each 8-bit data transfer. After the last bit has been

read, a stop condition is generated without a preceding acknowledge.

Figure 6. Random Read





Figure 7. Sequential Read



PASSWORDS

The sequence in Figure 8 shows how to change (program) the passwords. The programming of passwords is

done twice prior to the nonvolatile write cycle in order to verify that the new password is consistent. After the eight

bytes are entered in the second pass, a comparison takes place. A mismatch will cause the part to reset and enter into the standby mode.

Data ACK polling can be used to determine if a password has been loaded correctly, however the data ACK command must be issued less than 2ms after the stop bit. After this time, it cannot be determined if the password has been loaded correctly, without trying the new password. To determine if the new password has been loaded correctly the data ACK polling command is issued immediately following the stop bit. If it returns an ACK, then the two passes of the new password entry do not match. If it

returns a "no ACK" then the passwords match and a high voltage cycle is in progress. The high voltage cycle is complete when a subsequent data ACK command returns an "ACK".

There is no way to read any of the passwords.






Figure 9. Reset Password





RESPONSE TO RESET (DEFAULT =19 28 AA 55)

The ISO Response to reset is controlled by the RST_CS and CLK pins. When RST is pulsed high, while CS is low, the device will output 32 bits of data, one bit per clock. This conforms to the ISO_standard for "synchronous response to reset". CS must remain LOW and the part must not be in a write cycle for the response to reset to occur.

After initiating a nonvolatile write cycle is complete. If not, the ISO response will not be activated. Also, any attempt to pulse the PST pip in the middle of an ISO transaction will

to pulse the RST pin in the middle of an ISO transaction will stop the transaction with the SDA pin in high imped-

ance. The user will have to issue a stop condition and start the transaction again. If at any time during the Response to Reset CS goes HGIH, the response to reset will be aborted and the part will return to the standby state. A Response to Reset is not available dur- ing a nonvolatile write cycle.

Continued clocks after the 32 bits, will output the 32 bit sequence again, starting at byte 0.




Figure 11. Response to RESET (RST)

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias	
Storage Temperature	
Voltage on any Pin with	
Respect to V _{SS}	1V to +7V
D.C. Output Current	5mA
Lead Temperature (Soldering,	
10 seconds)	300 <i>°</i> C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and the functional operation of the device at these or any other conditions above those

listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.	Supply Voltage	Limits
Commercial	0℃	+70 <i>°</i> C	X76F128	4.5V to 5.5V
Extended	–20 ℃	+85℃	X76F128 – 2.7	2.7V to 3.6V
		7052 FM T05		7052 FM T06

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits			
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I _{CC1}	V _{CC} Supply Current (Read)		1	mA	
I _{CC2} ⁽³⁾	V _{CC} Supply Current (Write)		3	mA	
I _{SB1} ⁽¹⁾	V _{CC} Supply Current (Standby)		50	μA	$V_{IL} = V_{CC} \ge 0.1, V_{IH} = V_{CC} \ge 0.9$ f _{SCL} = 400 KHz, f _{SDA} = 400 KHz
$I_{SB2}^{(1)}$	V _{CC} Supply Current (Standby)		1	μA	$V_{SDA} = V_{SCC} = V_{CC}$ Other = GND or V_{CC} =0.3V
I _{LI}	Input Leakage Current		10	μA	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to V_{CC}
V _{IL1} ⁽²⁾	Input LOW Voltage	-0.5	V _{CC} x 0.3	V	$V_{CC} = 5.5V$
V _{IH1} ⁽²⁾	Input HIGH Voltage	V _{CC} x 0.7\	/ _{CC} + 0.5	V	$V_{CC} = 5.5V$
V _{IL2} ⁽²⁾	Input LOW Voltage	-0.5	V _{CC} x 0.1	V	$V_{CC} = 3.0V$
V _{IH2} ⁽²⁾	Input HIGH Voltage	V _{CC} x 0.9\	/ _{CC} + 0.5	V	V _{CC} = 3.0V
V _{OL}	Output LOW Voltage		0.4	V	I _{OL} = 3mA

7052 FM T07

$\textbf{CAPACITANCE} \ T_A = +25\,^{\circ}\!C, \ f = 1 MHz, \ V_{CC} = 5 V$

	Symbol	Symbol Test		Units	Conditions
	C _{OUT} ⁽³⁾	Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
Ī	C _{IN} ⁽³⁾	Input Capacitance (RST, SCL, \overline{CS})	6	pF	$V_{IN} = 0V$


7052 FM T08

NOTES: (1) Must perform a stop command after a read command prior to measurement

(2) VIL min. and VIH max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

EQUIVALENT A.C. LOAD CIRCUIT



A.C. TEST CONDITIONS

Input Pulse Levels	$V_{CC} \ x \ 0.1$ to $V_{CC} \ x \ 0.9$
Input Rise and Fall Times	10ns
Input and Output Timing Level	V _{CC} x 0.5
Output Load	100pF

7052 FM T09

AC CHARACTERISTICS

AC Specifications (Over the recommended operating conditions)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Units
f _{SCL}	SCL Clock Frequency, X76F128	0		400	KHz
f _{SCL}	SCH Clock Frequency, X76F128–2.7	0		250	KHz
t _{IN} ⁽¹⁾	Pulse width of spikes which must be suppressed by the input filter	50	100		ns
t _{AA}	SCL LOW to SDA Data Out Valid	0.1	0.3	0.9	∝s
t _{BUF}	Time the bus must be free before a new transmit can start	1.3			∝s
t _{LOW}	Clock LOW Time	1.3			∝s
t _{HIGH}	Clock HIGH Time	0.6			∝s
t _{SU:STA}	Start Condition Setup Time	0.6			∝s
t _{HD:STA}	Start Condition Hold Time	0.6			∝s
t _{SU:DAT}	Data In Setup Time	100			ns
t _{HD:DAT}	Data In Hold Time	0			∝s
t _{SU:STO}	Stop Condition Setup Time	0.6			∝s
t _{DH}	Data Output Hold Time	50	300		ns
t _R	SDA and SCL Rise Time	$20 + 0.1 \times C_b^{(2)}$		300	ns
t _F	SDA and SCL Fall Time	$20 + 0.1 \times C_b^{(2)}$		300	ns
t _{SU:CS}	CS Setup Time	200			ns
t _{HD:CS}	CS Hold Time	100			ns
f _{SCL RST}	SCL Clock Frequency during Response to Reset			400	kHz
t _{SR}	Device Select to RST active	200			ns
t _{NOL}	RST to SCL Non-Overlap	500			ns
t _{RST}	RST High Time	2.25			∝s
t _{SU:RST}	Response to Reset Setup Time	1.25			∝s
t _{LOW RST}	Clock LOW during Response to Reset	1.25			∝s
t _{HIGH_RST}	Clock HIGH during Response to Reset	1.25			∝s
t _{RDV}	RST LOW to SDA Valid During Response to Reset	0		500	ns
t _{CDV}	CLK LOW to SDA Valid During Response to Reset	0		500	ns
t _{DHZ}	Device Deselect to SDA high impedance	0		500	ns

Notes:1. Typical values are for $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$

Notes:2. C_b = Total Capacitance of one bus line in pf.

11

7052 FM T14

RESET AC SPECIFICATIONS

Power Up Timing

Symbol	Parameter	Min.	Typ ⁽²⁾	Max.	Units
t _{PUR} ⁽¹⁾	Time from Power Up to Read			1	mS
t _{PUW} ⁽¹⁾	Time from Power Up to Write			5	mS

7052 FM T11

Notes:1. Delays are measured from the time V_{CC} is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

2. Typical values are for T_A = 25 $^\circ\text{C}$ and V_{CC} = 5.0V

Nonvolatile Write Cycle Timing


Symbol	Parameter	Min.	Тур.(1)	Max.	Units
twc ⁽¹⁾	Write Cycle Time		5	10	mS

7052 FM T12


Notes:1. twc is the time from a valid stop condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.

TIMING DIAGRAMS


Bus Timing




Write Cycle Timing




CS Timing Diagram (Selecting/Deselecting the Part)



RST Timing Diagram – Response to a Synchronous Reset





GUIDELINES FOR CALCULATING TYPICAL VALUES OF BUS PULL UP RESISTORS




PACKAGING INFORMATION

48-LEAD THIN QUAD FLAT PACK (TQFP) PACKAGE TYPE L








DIM	MILLIMI	ETERS	INCHES		
	MIN	MAX	MIN	МАХ	
A	0.05	0.15	0.002	0.006	
A 2	1.35	1.45	0.53	0.057	
<u>ь</u>	0.17	0.27	0.007	0.011	
b c	0.090	0.200	0.004	0.008	
	0.000	BSC	0.070.000		
E	7.0	BSC	0.273 BSC 0.273 BSC		
	0.5	BSC	0.02	BSC	
е	9.0	BSC	0.05		
Hd He	9.0	BSC	0.35 0.35		
L	0.45	0.75	0.018	0.030	
	1.00	TYP	0.039) TYP	

NOTES:

1. GAGE PLANE DIMENSION IS IN MM. 2. LEAD COPLANARITY SHALL BE 0.10MM [0.004] MAXIMUM.

3. MOLD FLASH NOT INCLUDED IN DIMENSIONS


7052 FM 23



8 PAD CHIP ON BOARD SMART CARD MODULE TYPE X

SC Type X ILL 1.0

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detec- tion and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life sup- port device or system, or to affect its safety or effectiveness.