

- T²L input and outputs
- Delays stable and precise
- 8-pin SIP package (.400 high)
- Available in delays from 25 to 400ns
- 20% taps each isolated and with 10 T²L fan-out capacity
- Fast rise time on all outputs

design notes

The "SIP Series" Logic Delay Modules developed by Engineered Components Company have been designed to provide precise tapped delays with required driving and pick-off circuitry contained in an 8-pin SIP package compatible with Schottky T²L and DTL circuits. These logic delay modules are of hybrid construction utilizing the proven technologies of active integrated circuitry and of passive networks utilizing capacitive, inductive and resistive elements. The ICs utilized in these modules are burned-in to Level B of MIL-STD-883 to ensure a high MTBF. The MTBF on these modules, when calculated per MIL-HDBK-217 for a 50°C ground fixed environment, is in excess of 3 million hours. Module design includes compensation for propagation delays and incorporates internal termination at the output; no additional external components are needed to obtain the desired delay.

The SPTTLDM is offered in 25 delays from 25ns to 400ns with each module incorporating taps at 20% increments of total delay. Delay tolerances are maintained as shown in the accompanying part number table, when tested under the "Test Conditions" shown. Delay time is measured at the +1.5V level on the leading edge. Rise time for all modules is 4ns maximum when measured from 0.75V to 2.4V. Temperature coefficient of delay is approximately +500 ppm/°C over the operating temperature range of 0 to +70°C.

These modules accept either logic "1" or logic "0" inputs and reproduce the logic at the selected output tap without inversion. The delay modules are intended primarily for use with positive going pulses and are calibrated to the tolerances shown in the table on rising edge delay; where best accuracy is desired in applications using falling edge timing, it is recommended that a special unit be calibrated for the specific application. Each module has the capability of driving up to 20 T²L loads with a maximum of 10 loads on any one tap.

These "SIP Series" modules are packaged in an 8-pin SIP housing, molded of flame-proof Diallyl Phthalate per MIL-M-14, type SDG-F, and are fully encapsulated in epoxy resin. Flat metal leads meet the solderability requirements of MIL-STD-202, Method 208.




3580 Sacramento Drive, P. O. Box 8121, San Luis Obispo, CA 93403-8121 Phone: (805) 544-3800


DESIGN NOTES (continued)

Marking consists of manufacturer's name, logo (EC2), part number, terminal identification and date code of manufacture. All marking is applied by silk screen process using white epoxy paint in accordance with MIL-STD-130, to meet the permanency of identification required by MIL-STD-202, Method 215.

BLOCK DIAGRAM IS SHOWN BELOW



MECHANICAL DETAIL IS SHOWN BELOW



TEST CONDITIONS

- 1. All measurements are made at 25°C.
- 2. V_{CC} supply voltage is maintained at 5.0V DC.
- All units are tested using a Schottky toggle-type positive input pulse and one Schottky T²L load at the output being tested.
- ϕ 4. Input pulse width used is 5 to 10ns longer than full delay of module under test; spacing between pulses (falling edge to rising edge) is three times the pulse width used.

OPERATING SPECIFICATIONS

* V _{cc} supply voltage	::	•	•	•	٠	•	•	•	•	•	•	•	4.75 to 5.25V DC
V _{CC} supply current	t:												
Constant "0" in													60ma typical
Constant "1" in													20ma typical

Logic 1 input:

Voltage	٠	•	٠	•	•	•	٠	•	•	•	•	•	٠	٠	•	•	•	2V min.; 5.5V max.
Current																		2.4V = 50ua max.
																		5.5V = 1ma max.

Logic 0 input:

Voltage			•	•	•	•	•	•	•	•	•		•	.8V max.
O														2ma may

Logic 1 Voltage out:				2.4V min.
Logic 0 Voltage out:				.4V max.
Operating temperature range:				0 to 70° C.
Storage temperature:				-55 to $+125^{\circ}$ C.

*Delays increase or decrease approximately 2% for a respective increase or decrease of 5% in supply voltage.

PART NUMBER TABLE

φ DELAYS AND TOLERANCES (in ns)														
Part Number	Tap 1	Tap 2	Tap 3	Tap 4	Output									
SPTTLDM-25	5 ±1	10 ±1	15 ±1	20 ±1	25 ±1									
SPTTLDM-30	6 ±1	12 ±1	18 ±1	24 ±1	30 ±1									
SPTTLDM-35	7 ±1	14 ±1	21 ±1	28 ±1.5	35 ±1.5									
SPTTLDM-40	8 ±1	16 ±1	24 ±1.5	32 ±1.5	40 ±1.5									
SPTTLDM-45	9 ±1	18 ±1	27 ±1.5	36 ±1.5	45 ±2									
SPTTLDM-50	10 ±1	20 ±1	30 ±1.5	40 ±2	50 ±2									
SPTTLDM-55	11 ±1	22 ±1	33 ±1.5	44 ±2	55 ±2									
SPTTLDM-60	12 ±1	24 ±1	36 ±1.5	48 ±2	60 ±2									
SPTTLDM-65	13 ±1	26 ±1.5	39 ±1.5	52 ±2	65 ±2.5									
SPTTLDM-70	14 ±1	28 ±1.5	42 ±2	56 ±2	70 ±2.5									
SPTTLDM-75	15 ±1	30 ±1.5	45 ±2	60 ±2.5	75 ±2.5									
SPTTLDM-80	16 ±1	32 ±1.5	48 ±2	64 ±2.5	80 ±3									
SPTTLDM-85	17 ±1	34 ±1.5	51 ±2	68 ±2.5	85 ±3									
SPTTLDM90	18 ±1	36 ±1.5	54 ±2	72 ±2.5	90 ±3									
SPTTLDM-95	19 ±1	38 ±1.5	57 ±2	76 ±2.5	95 ±3									
SPTTLDM-100	20 ±1	40 ±1.5	60 ±2	80 ±3	100 ±3									
SPTTLDM-125	25 ±1	50 ±2	75 ±2.5	100 ±3	125 ±4									
SPTTLDM-150	30 ±1.5	60 ±2	90 ±3	120 ±4	150 ±5									
SPTTLDM-175	35 ±1.5	70 ±2.5	105 ±4	140 ±5	175 ±5									
SPTTLDM-200	40 ±1.5	80 ±2.5	120 ±4	160 ±5	200 ±6									
SPTTLDM-225	45 ±2	90 ±3	135 ±4	180 ±6	225 ±7									
SPTTLDM-250	50 ±2	100 ±3	150 ±4.5	200 ±6	250 ±8									
SPTTLDM-300	60 ±2	120 ±4	180 ±5	240 ±7	300 ±9									
SPTTLDM-350	70 ±2	140 ±4.5	210 ±7	280 ±9	350 ±11									
SPTTLDM-400	80 ±3	160 ±5	240 ±7	320 ±10	400 ±12									

ØAll modules can be operated with a minimum input pulse width
of 40% of full delay and pulse period approaching square wave;
since delay accuracies may be somewhat degraded, it is suggested
that the module be evaluated under the intended specific operating conditions. Special modules can be readily manufactured
to improve accuracies and/or provide customer specified random
delay times for specific applications.

Outlook 10.12016.

Outlook 11.0216.

Outlook 12.0216.

Outlook 12

Catalog No. C/120183