MOTOROLA SEMICONDUCTOR

Designer's Data Sheet

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate


This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM25N10

TMOS POWER FET
25 AMPERES
RDS(on) = 0.075 OHM
100 VOLTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltae	V _{DSS}	100	Vdc
Drain-Gate Voltage ($R_{GS} = 1 M\Omega$)	V _{DGR}	100	Vdc
Gate-Source Voltage Continuous Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D	25 105	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	150 1.2	Watts W/°C
Operating and Storage Temperature Range	Tj, T _{sta}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _Ø JC R _Ø JA	0.83 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	300	°C

ELECTRICAL CHARACTERISTICS — (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS			·	
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	V _{(BR)DSS}	100	_	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = Rated\ V_{DSS},\ V_{GS} = 0$) ($V_{DS} = Rated\ V_{DSS},\ V_{GS} = 0,\ T_J = 125^{\circ}C$)	IDSS	_	10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)	IGSSR	_	100	nAdc

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
N CHARACTERISTICS*					
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		V _{GS(th)}	2 15	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}, I_{D} = 12.5 \text{ Adc})$	R _{DS(on)}	_	0.075	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 25 Adc) (I _D = 12.5 Adc, T _{.J} = 100°C)		VDS(on)	_	2.25 1.8	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 12.5 A)		9FS	5		mhos
YNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	Ciss	_	2000	pF
Output Capacitance		Coss		1500	
Reverse Transfer Capacitance	See Figure 11	C _{rss}		400	
WITCHING CHARACTERISTICS* (TJ	= 100°C)				
Turn-On Delay Time		td(on)		60	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r	_	450	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 9, 13 and 14	td(off)	-	150	
Fall Time		tf	_	300	
Total Gate Charge	(VDS = 0.8 Rated VDSS,	α_{g}	29 (Typ)	40	nC
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	Qgs	23 (Typ)		
Gate-Drain Charge	See Figure 12	Q _{gd}	6 (Typ)		
OURCE DRAIN DIODE CHARACTERI	STICS*				
Forward On-Voltage	(Is = Rated Ip	VSD	1.5 (Typ)	1.8	Vdc
Forward Turn-On Time	V _{GS} = 0)	ton	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	450 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE (rO-204)				
Internal Drain Inductance (Measured from the contact screw to the source pin and the center of		Ld	5 (Typ)	-	nH
Internal Source Inductance (Measured from the source pin, 0 to the source bond pad)	.25" from the package	L _s	12.5 (Typ)		

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation
With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response



Og, TOTAL GATE CHARGE (nC)

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING

16




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms