

**54ACT11646, 74ACT11646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**  
**T-52-31-00**

T10098—D2957, JULY 1987—REVISED MARCH 1990

- Inputs are TTL-Voltage Compatible
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs

**description**

These devices consist of bus transceiver circuits, 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable ( $\bar{G}$ ) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data.


The direction control determines which bus will receive data when enable  $\bar{G}$  is active (low). In the isolation mode (control  $\bar{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.


The 54ACT11646 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11646 is characterized for operation from -40°C to 85°C.

54ACT11646 ... JT PACKAGE  
74ACT11646 ... DW OR NT PACKAGE

(TOP VIEW)



54ACT11646 ... FK PACKAGE  
(TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

2-572


**TEXAS  
INSTRUMENTS**  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated


54ACT11646, 74ACT11646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS

T10098—D2957, JULY 1987—REVISED MARCH 1990


T-52-31




1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER  
BUS B TO BUS A

1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER  
BUS A TO BUS B

1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X

STORAGE FROM  
A, B, OR A AND B

1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	X	X

TRANSFER STORED DATA  
TO A OR B

FIGURE 1. BUS-MANAGEMENT FUNCTIONS

**54ACT11646, 74ACT11646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

D2957, JULY 1987—REVISED MARCH 1990—TI0098


T-52-31

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
G	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B Data
H	X	HorL	HorL	X	X			Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus
L	L	X	HorL	X	H			Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus
L	H	HorL	X	H	X			Stored A Data to B Bus


† The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

functional block diagram (positive logic)



Pin numbers shown are for DW, JD, and NT packages.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JD, and NT packages.

54ACT11646, 74ACT11646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS

T0098-D2957, JULY 1987—REVISED MARCH 1990

T-52-31  
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> .....	—0.5 V to 7 V	
Input voltage range, V <sub>I</sub> (see Note 1) .....	—0.5 V to V <sub>CC</sub> + 0.5 V	
Output voltage range, V <sub>O</sub> (see Note 1) .....	—0.5 V to V <sub>CC</sub> + 0.5 V	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	±20 mA	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±50 mA	
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±50 mA	
Continuous current through V <sub>CC</sub> or GND pins .....	±200 mA	
Storage temperature range .....	—65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11646		74ACT11646		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		—24		—24	mA
I <sub>OL</sub>	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	—0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	—55	125	—40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54ACT11646, 74ACT11646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

D2957, JULY 1987—REVISED MARCH 1990—TI0098

T-52-31

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11646		74ACT11646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA†	5.5 V				3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V		0.1		0.1		0.1		V
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA‡	5.5 V				1.65				
I <sub>OZ</sub>	A or B ports§	5.5 V				1.65				µA
		V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±0.5		±10		±5		
	I <sub>I</sub> G or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±0.1		±1		±1		
	I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	160		80		
	ΔI <sub>CC</sub> §	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9	1		1		mA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4.5							pF
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	12							pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the leakage current.§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.**timing requirements, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)**

		T <sub>A</sub> = 25°C			54ACT11646		74ACT11646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	
f <sub>clock</sub>	Clock frequency	0	105	0	105	0	105	0	MHz
t <sub>w</sub>	Pulse duration, CAB or CBA high or low	4.8		4.8		4.8		4.8	ns
t <sub>su</sub>	Setup time, A before CLK↑ or B before CBA↑	4.5		4.5		4.5		4.5	ns
t <sub>h</sub>	Hold time, A after CAB↑ or B after CBA↑	2.5		2.5		2.5		2.5	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**54ACT11646, 74ACT11646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

T10088—D2957, JULY 1987—REVISED MARCH 1990

switching characteristics,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (see Figure 1)**T-52-31**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11646		74ACT11646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			105			105		105		MHz
$t_{PLH}$	A or B	B or A	1.5	7.3	10.1	1.5	12.5	1.5	11.5	ns
$t_{PHL}$			1.5	7.2	11	1.5	12.9	1.5	12	
$t_{PZH}$	$\overline{G}$	A or B	1.5	7.7	12.8	1.5	15.5	1.5	14.4	ns
$t_{PZL}$			1.5	9.2	13.8	1.5	16.7	1.5	15.3	
$t_{PHZ}$	$\overline{G}$	A or B	1.5	8.6	10.7	1.5	12.3	1.5	11.6	ns
$t_{PLZ}$			1.5	7.8	9.7	1.5	11.2	1.5	10.6	
$t_{PLH}$	CBA or CAB	A or B	1.5	8.8	11.9	1.5	14.7	1.5	13.5	ns
$t_{PHL}$			1.5	10	13.4	1.5	15.9	1.5	14.9	
$t_{PZH}$	DIR	A or B	1.5	10.2	13.7	1.5	16.7	1.5	15.3	ns
$t_{PZL}$			1.5	10.9	14.8	1.5	18	1.5	16.5	
$t_{PHZ}$	DIR	A or B	1.5	7.9	10.5	1.5	11.8	1.5	11.3	ns
$t_{PLZ}$			1.5	7.3	9.5	1.5	10.7	1.5	10.3	
$t_{PLH}$	SBA or SAB (A or B high)	A or B	1.5	6.7	10.3	1.5	12.4	1.5	11.5	ns
$t_{PHL}$			1.5	9.1	12.1	1.5	14.5	1.5	13.5	
$t_{PLH}$	SBA or SAB (A or B low)	A or B	1.5	8	10.9	1.5	13.6	1.5	12.4	ns
$t_{PHL}$			1.5	8.1	11.9	1.5	14	1.5	13.1	

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS		TYP	UNIT
	Cpd	Power dissipation capacitance per transceiver	Outputs enabled	CL = 50 pF, f = 1 MHz
			63	
		Outputs disabled	14	pF

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


2-577

**54ACT11646, 74ACT11646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

D2957, JULY 1987—REVISED MARCH 1990—TI0098



T-52-31

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT



SETUP AND HOLD TIMES

PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 2. LOAD CIRCUIT AND VOLTAGE WAVEFORMS