

4-Mbit (1M x 4) Static RAM

Features

- Pin- and function-compatible with CY7C1046CV33
- High speed
- t_{AA} = 10 ns
- · Low active power
 - I_{CC} = 90 mA @ 10 ns
- Low CMOS standby power

— I_{SB2} = 10 mA

- 2.0 V data retention
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Available in lead-free 400-mil-wide 32-pin SOJ package


Functional Description^[1]

The CY7C1046DV33 is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy <u>memory</u> expansion is provided by an <u>active LOW</u> Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. <u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the four I/O pins (I/O₀ through I/O₃) is then written into the location specified on the address pins (A₀ through A₁₉).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The four input/output pins $(I/O_0 \text{ through } I/O_3)$ are placed in a high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled (OE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1046DV33 is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.



	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current	10	mA

Note:

1. For guidelines on SRAM system design, please refer to the System Design Guidelines Cypress application note, available on the internet at www.cypress.com.



Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative $GND^{[2]}$ –0.3 to +4.6V
DC Voltage Applied to Outputs in High-Z State $^{\left[2\right]}$ 0.3V to V_{CC} +0.3V
DC Electrical Characteristics Over the Oresting Day

DC Input Voltage ^[2]	.–0.3V to V _{CC} +0.3V
Current into Outputs (LOW)	
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Range Ambient Temperature	
Industrial	–40°C to +85°C	3.3V <u>+</u> 0.3V

DC Electrical Characteristics Over the Operating Range

					-10	
Parameter	Description	Test Con	Test Conditions		Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4$.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0	mA		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[2]			-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, Output Disabled		-1	+1	μΑ
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	100 MHz		90	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	83 MHz		80	
			66 MHz		70	mA
			40 MHz		60	
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IH} V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$			20	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	Max. V_{CC} , $\overline{CE} \ge V_{CC}$ $V_{IN} \ge V_{CC} - 0.3V$, or			10	mA

Capacitance^[3]

Parameter	rameter Description Test Conditions		Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 3.3V$	8	pF
C _{OUT}	I/O Capacitance		8	pF


Thermal Resistance^[3]

Parameter	Description Test Conditions		SOJ Package	Unit
Θ_{JA}	· · · · · · · · · · · · · · · · · · ·	Still Air, soldered on a 3×4.5 inch,	53.44	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)	four-layer printed circuit board	38.25	°C/W

Notes: 2. V_{IL} (min.) = -2.0V and V_{IH} (max) = V_{CC} +2V for pulse durations of less than 20 ns. 3. Tested initially and after any design or process changes that may affect these parameters



AC Test Loads and Waveforms^[4]



AC Switching Characteristics Over the Operating Range^[5]

		-	10	
Parameter Description		Min.	Max.	Unit
Read Cycle	+			4
t _{power} [6]	V _{CC} (typical) to the first access	100		μS
t _{RC}	Read Cycle Time	10		ns
t _{AA}	Address to Data Valid		10	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	CE LOW to Data Valid		10	ns
t _{DOE}	OE LOW to Data Valid		5	ns
t _{LZOE}	OE LOW to Low-Z ^[8]	0		ns
t _{HZOE}	OE HIGH to High-Z ^[7, 8]		5	ns
t _{LZCE}	CE LOW to Low-Z ^[8]	3		ns
t _{HZCE}	CE HIGH to High-Z ^[7, 8]		5	ns
t _{PU}	CE LOW to Power-up	0		ns
t _{PD}	CE HIGH to Power-Down		10	ns
Write Cycle ^{[9, 7}	10]		·	
t _{WC}	Write Cycle Time	10		ns
t _{SCE}	CE LOW to Write End	7		ns
t _{AW}	Address Set-up to Write End	7		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	7		ns
t _{SD}	Data Set-up to Write End	5		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	WE HIGH to Low-Z ^[8]	3		ns
t _{HZWE}	WE LOW to High-Z ^[7, 8]		5	ns

Notes:

4. AC characteristics (except High-Z) are tested using the load conditions shown in (a). High-Z characteristics are tested for all speeds using the test load shown in (c).

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

t_{POWER} gives the minimum amount of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed.
t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.


At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
The minimum Write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Data Retention Characteristics Over the Operating Range

Parameter	Description	Conditions ^[11]	Min.	Max	Unit
V _{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{V_{CC}} = V_{DR} = 2.0V,$		10	mA
t _{CDR} ^[3]	Data Retention Current Chip Deselect to Data Retention Time	$ CE \ge V_{CC} - 0.3V $	0		ns
t _R ^[12]	Operation Recovery Time		t _{RC}		ns


Data Retention Waveform



Switching Waveforms



Read Cycle No. 2 (OE Controlled)^[14, 15]



Notes:

11. No inputs may exceed V_{CC} + 0.3V 12. Full device operation requires lin<u>ear</u> V_{CC} ramp from V_{DR} to V_{CC(min.)} \geq 50 µs or stable at V_{CC(min.)} \geq 50 µs 13. Device is continuously selected. OE, CE = V_{IL}.


- 14. $\overline{\text{WE}}$ is HIGH for Read cycle.

15. Address valid prior to or coincident with \overline{CE} transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)^[16, 17]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)^[16, 17]




Notes:

16. Data I/O is high impedance if OE = V_{IH}.
17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
18. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[17]



Truth Table

CE	OE	WE	1/0 ₀ – 1/0 ₃	Mode	Power
Н	Х	Х	High-Z	Power-down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1046DV33-10VXI	51-85033	32-lead (400-mil) Molded SOJ (Pb-Free)	Industrial

Please contact your local Cypress sales representative for availability of these parts.

Package Diagram

.050

TYP.



4

.025 MIN.

0.004

<u>.360</u> .380

51-85033-*B

All product and company names mentioned in this document may be the trademarks of their respective holders.

.<u>026</u> .032

.015

.020

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

	Title: CY7C1 Number: 38	1046DV33 4-N -05611	/bit (1M x4)	Static RAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	307613	See ECN	RKF	New data sheet
*A	397134	See ECN	RXU	Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -15 Speed bin Corrected DC voltage limits in maximum ratings section from - 0.5 to - 0.3V and V_{CC} + 0.5V to V_{CC} + 0.3V Redefined I_{CC} values for Com'l and Ind'l temperature ranges I_{CC} (Com'l): Changed from 100, 80 and 70 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I_{CC} (Ind'l): Changed from 80 and 70 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Removed footnote on rise time and added footnote on Operation Recovery Time (t_R) Corrected Typo in Truth Table from ($I/O_0 - I/O_7$) to (I/O_0 to I/O_3) Changed part names from V33 to V32 in the Ordering Information Table Removed L-Version Added Lead-Free Product Information Shaded Ordering Information Table
*В	459072	See ECN	NXR	Converted from Preliminary to Final Removed -8 and -12 speed bins Removed Commercial Operating Range product information Removed the PIn Definition table Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pF Updated the Thermal Resistance table Updated footnote #7 on High-Z parameter measurement Added footnote #11 Replaced Package Name column with Package Diagram in the Ordering Information table