Note: Use AT28C16

For New Designs

4K (512 x 8)

**CMOS** 

E<sup>2</sup>PROM

#### **Features**

- Fast Read Access Time 150 ns
- Fast Byte Write 200 μs or 1 ms
- Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write
  - Direct Microprocessor Control

DATA POLLING

Low Power

30 mA Active Current 100 µa CMOS Standby Current

High Reliability

Endurance: 10<sup>4</sup> or 10<sup>5</sup> cycles Data Retention: 10 years

5 V ± 10% Supply

CMOS & TTL Compatible Inputs and Outputs

JEDEC Approved Byte Wide Pinout

Full Military, Commercial, and Industrial Temperature Ranges

### **Description**

The AT28C04 is a low-power, high-performance Electrically Erasable and Programmable Read Only Memory with easy to use features. The AT28C04 is a 4K memory organized as 512 words x 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

The AT28C04 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The end of a write cycle can be determined by  $\overline{DATA}$  polling of  $I/O_7$ . Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100  $\mu$ A. Atmel's 28C04 has additional features to ensure high quality and manufacturability, including internal error correction for extended endurance and for improved data retention characteristics.


## **Pin Configurations**

Pin Name	Function
A0 - A8	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect



	SND 012 13 D 1/03	VO2 F11 14 F VO4	VO1 0 10 15 5 VO5	/Ood 9 16 b i/O6	A0 □ 8 17 □ 1/07	A1 □ 7 18 Þ CĒ	A2 □ 6 19 □ ÑC	A3 □ 5 20 b o∈	A7 0 1 24 0 VCC
A3 I 5 20 D OE A2 I 6 19 D NC A1 I 7 18 D CE A0 I 8 17 D 1/07 1/00 I 9 16 D 1/06 1/01 I 10 15 D 1/06 1/02 I 11 1 D 1/04 1/01 I 13 D 1/04 1/01 I 13 D 1/04	A3 G 5 20 D OE A2 G 6 19 D NC A1 G 7 18 D OE A0 G 8 17 D 1/O7 1/O0 G 9 16 D 1/O6 1/O1 G 10 15 D 1/O5	A3 C 5 20 D OE A2 C 6 19 D NC A1 C 7 18 D CE A0 C 8 17 D 1/O6 1/O1 C 10 15 D 1/O6	A3   5   20   OE A2   6   19   NC A1   7   18   OE A0   8   17   1/07	A3 0 5 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A3 0 5 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A3 0 5 20 0 0E A2 0 6 19 0 NC	A3 □ 5 20 b o∈		A7 0 1 24 0 VCC A6 0 2 23 0 A8 A5 0 3 22 0 NC
A4 Q 4 21 D WE A3 Q 5 6 19 D NC A1 Q 7 18 D CE A0 Q 8 17 D 1/O5 1/O5 Q 9 16 D 1/O6 1/O1 Q 10 15 D 1/O5 1/O2 Q 11 14 D 1/O4 NO Q 9 16 D 1/O6 1/O2 Q 11 14 D 1/O4	A4 Q 4 21 D WE A3 C 5 C D D D D A2 C 6 19 D NC A1 C 7 18 D C E A0 C 8 17 D VO7 I/OO C 9 16 D I/OO I/OO C 10 15 D I/OO	A4 Q 4 21 D WE A3 Q 5 20 D OE A2 Q 6 19 D NC A1 Q 7 18 D CE A0 Q 8 17 D 1/07 1/00 Q 9 16 D 1/06	A4 G 4 21 D WE A3 G 5 20 D OE A2 G 6 19 D NO A1 G 7 18 D CE A0 G 8 17 D 1/07 1/00 G 9 16 D 1/06	A4 9 4 21 D WE A3 0 5 20 D OE A2 0 6 19 D OC A1 0 7 18 D OC A0 0 8 17 D 1/07	A4 Q 4 21 D WE A3 Q 5 20 D OE A2 Q 6 19 D NC A1 Q 7 18 D CE	A4	A4 T 4 21 D WE	A4 4 21 D WE	A6 Q 2 23 D A8
A5 G 3 22 D NC A4 G 4 21 D WE A3 G 5 20 D OE A2 G 6 19 D NC A1 G 7 18 D CE A0 G 8 17 D VO7 VO1 G 19 15 D VO5 VO2 G 11 14 D VO4 VO2 G 11 14 D VO4 VO2 G 11 14 D VO4	AS 0 3 22 D NC A4 0 4 21 D WE A3 0 5 20 D OE A2 0 6 19 D NC A2 0 7 18 D CE A0 0 8 17 D 1/07 1/07 0 9 16 D 1/06 1/07 0 11 1 15 D 1/05	AS 0 3 22 D NC A4 0 4 21 D WE A3 0 5 20 D OE A2 0 6 19 D NC A1 0 7 18 D CE A0 0 8 17 D 1007 100 0 9 16 D 1006 100 10 10 15 D 1006	A5 G 3 22 D NC A4 G 4 21 D WE A3 G 5 20 D OE A2 G 6 19 D NC A1 G 7 18 D OE A0 G 8 17 D VO7	A5 G 3	A5 Q 3 22 D NC A4 Q 4 21 D WE A3 Q 5 20 D OE A2 Q 6 19 D NC A1 Q 7 18 D CE	A5 0 3 22 0 NO A4 0 4 21 0 WE A3 0 5 20 0 0 0 A2 0 6 19 0 NO	A5 0 3 22 D NC A4 0 4 21 D WE A3 0 5 20 D OE	A5 0 3 22 D NC A4 0 4 21 D WE	A74 24 P VCC
A5 G 3 22 D NC A4 G 4 21 D WE A3 G 5 20 D OE A2 G 6 19 D NC A1 G 7 10 10 10 10 10 10 10 10 10 10 10 10 10	A6 C 2 23 A A8 A5 C 3 22 D NC A3 C 5 20 D OE A3 C 5 20 D OE A1 C 7 18 D CE A0 C 8 17 D 1/07 1/00 C 9 16 D 1/06 1/00 C 10 15 D 1/06	A6 CI 2 23 P A8 A6 CI 2 A6 CI 2 P A CI	A6 CI 2 23 D A8 A5 CI 3 22 D NC A4 CI 4 21 D WE A3 CI 5 20 D OC A1 CI 7 18 D CC A1 CI 7 18 D CC A0 CI 8 17 D 100 A0 CI 8 17 D 100 A0 CI 8 17 D 100 A0 CI 9 16 D 100	A6 C  2 23 D A8 A5 C  3 22 D NO. A4 C  4 21 D WE A3 C  5 20 D OE A2 C  6 19 D NO. A1 C  7 18 D CO. A1 C  7 18 D CO.	A6 C 2 23 D A8 A5 C 3 22 D NC A4 C 4 21 D WE A3 C 5 20 D OE A2 C 6 19 D NC A1 C 7 18 D CE	A6 C 2 23 D A8 A5 C 3 22 D NC A4 C 4 21 D WE A3 C 5 20 D OE A2 C 6 19 D NC	A6 C 2 23 D A8 A5 C 3 22 D NC A4 C 4 21 D WE A3 C 5 20 D OE	A6 C 2 23 D A8 A5 C 3 22 D NC A4 C 4 21 D WE	

#### PLCC Top View



Note: PLCC package pins I and 17 are DON'T CONNECT.




1074177 0007891 383 1

2-97



#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to VCC +0.6 V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6 V to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Device Operation**

READ: The AT28C04 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C04 is similar to writing into a Static RAM. A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{OE}$  high and  $\overline{CE}$  or  $\overline{WE}$  low (respectively) initiates a byte write. The address location is latched on the last falling edge of  $\overline{WE}$  (or  $\overline{CE}$ ); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

FAST BYTE WRITE: The AT28C04E offers a byte write time of 200  $\mu$ s maximum. This feature allows the entire device to be rewritten in 0.1 seconds.

DATA POLLING: The AT28C04 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O7 (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) Vcc sense—if Vcc is below 3.8 V (typical) the write function is inhibited. (b) Vcc power on delay—once Vcc has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C04 may be set to the high state by the CHIP CLEAR operation. By setting  $\overline{\text{CE}}$  low and  $\overline{\text{OE}}$  to 12 volts, the chip is cleared when a 10 msec low pulse is applied to  $\overline{\text{WE}}$ .

AT28C04

2-98

1074177 0007892 21T 📟

### D.C. and A.C. Operating Range

		AT28C04-15	AT28C04-20	AT28C04-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	Com. 0°C - 70°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	0°C - 70°C -40°C - 85°C -55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V±10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	1/0
Read	VIL	VIL	VIH	Dout
Write <sup>(2)</sup>	VIL	ViH	VIL	Din
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	X	High Z
Write Inhibit	Х	Х	ViH	
Write Inhibit	Х	VIL	Х	
Output Disable	Х	ViH	×	High Z
Chip Erase	VIL	VH (3)	VIL	High Z

Notes: 1. X can be VIL or VIH.

#### 3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

### **D.C. Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub> + 1 V			10	μА
ILO	Output Leakage Current	V <sub>I/O</sub> =0V to V <sub>CC</sub>			10	μA
I <sub>SB1</sub>	Vcc Standby Current CMOS	CE = Vcc-0.3 V to Vcc + 1.0 V		***************************************	100	μA
I <sub>SB2</sub>	Vcc Standby Current TTL	CE = 2.0 V to V <sub>CC</sub> + 1.0 V	Com.		2	mA
	- 100 Startaby Surront 112	01 = 2.0 V to Vec + 1.0 V	Ind., Mil.		3	mA
lcc	Vcc Active Current A.C.	$f = 5 \text{ MHz}$ ; $I_{OUT} = 0 \text{ mA}$	Com.		30	mA
		CE = VIL	Ind., Mil.		45	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.4	
Vон	Output High Voltage	Ιοн = -400 μΑ		2.4		V

# **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	V <sub>IN</sub> = 0 V
Соит	8	12	pF	V <sub>OUT</sub> = 0 V

Note: 1. This parameter is characterized and is not 100% tested.



2-99

1074177 0007893 156 ■


<sup>2.</sup> Refer to A.C. Programming Waveforms.



#### A.C. Read Characteristics

		AT28	C04-15	AT28	C04-20	AT28	C04-25	
Svmbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tcE (1)	CE to Output Delay		150		200		250	ns
toE (2)	OE to Output Delay	10	70	10	80	10	100	ns
t <sub>DF</sub> (3,4)	CE or OE High to Output Float	0	50	0	55	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


## A.C. Read Waveforms (1,2,3,4)



#### Notes:

- \overline{CE} may be delayed up to tACC tCE after the address transition without impact on tACC.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



 $t_R$ ,  $t_F$  < 20 ns

### AT28C04

### 2-100


■ 3074377 0007894 092 🖿

## **Output Test Load**


### A.C. Write Characteristics

Symbol	Parameter		Min	Тур	Max	Units
tas, toes	Address, OE Set-up Time		10			ns
tan	Address Hold Time		50			ns
twp	Write Pulse Width (WE or CE)		100		1000	ns
tos	Data Set-up Time		50			ns
tDH,tOEH	Data, OE Hold Time		10			ns
tcs,tcH	CE to WE and WE to CE Set-up	and Hold Time	0			ns
twc	Write Cycle Time	AT28C04		0.5	1.0	ms
	White Cycle Time	AT28C04E		100	200	ms µs

### A.C. Write Waveforms- WE Controlled



### A.C. Write Waveforms- CE Controlled





2-101

1074177 0007895 T29 **=** 




# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See A.C. Read Characterisitics.

### **Data** Polling Waveforms



### **Chip Erase Waveforms**




 $t_S = t_H = 1 \mu sec (min.)$   $t_W = 10 msec (min.)$  $V_H = 12.0 V \pm 0.5 V$ 

2-102


AT28C04

**■ 1**074177 0007896 965 **■** 


#### NORMALIZED SUPPLY CURRENT vs.




### NORMALIZED SUPPLY CURRENT vs.




### NORMALIZED SUPPLY CURRENT vs.




### NORMALIZED ACCESS TIME vs.



# OUTPUT SINK CURRENT vs.



### **OUTPUT SOURCE CURRENT vs.**



AMEL

2-103

1074177 0007897 811



# Ordering Information<sup>(1)</sup>

tacc	lcc	(mA)	Ordering Code	Package	Operation Range
(ns)	Active	Standby	Ordering Code	1 dollage	
150	30	0.1	AT28C04(E)-15JC AT28C04(E)-15PC	32J 24P6	Commercial (0°C to 70°C)
150	45	0.1	AT28C04(E)-15JI AT28C04(E)-15PI	32J 24P6	Industrial (-40°C to 85°C)
200	30	0.1	AT28C04(E)-20JC AT28C04(E)-20PC	32J 24P6	Commercial (0°C to 70°C)
200	45	0.1	AT28C04(E)-20JI AT28C04(E)-20PI	32J 24P6	Industrial (-40°C to 85°C)
250	30	0.1	AT28C04(E)-25JC AT28C04(E)-25PC	32J 24P6	Commercial (0°C to 70°C)
250	45	0.1	AT28C04(E)-25JI AT28C04(E)-25PI	32J 24P6	Industrial (-40°C to 85°C)

Note: 1. See valid Part Number table below.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations	-
AT28C04	15	JC, JI, PC, PI	
AT28C04E	15	JC, JI, PC, PI	
AT28C04	20	JC, JI, PC, PI	
AT28C04E	20	JC, JI, PC, PI	
AT28C04	25	JC, JI, PC, PI	
AT28C04E	25	JC, JI, PC, PI	

	Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)	
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
	Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms	
E	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μs	

2-104

AT28C04

**1**074177 0007898 738 **=**