TQFP
Commercial Temp
Industrial Temp

256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs

7.5 ns – 12 ns
3.3 V V_{DD}
3.3 V and 2.5 V I/O

Features

- Flow Through mode operation
- 3.3 V +10%/–5% core power supply
- 2.5 V or 3.3 V I/O supply
- $\overline{LBO}$ pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipelined mode
- Byte Write ($\overline{BW}$) and/or Global Write ($\overline{GW}$) operation
- Common data inputs and data outputs
- Clock Control, registered, address, data, and control
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC standard 100-lead TQFP
- RoHS-compliant 100-lead TQFP package available

Functional Description

Applications

The GS840F18/32/36A is a 4,718,592-bit (4,194,304-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support. The GS840F18/32/36A is available in a JEDEC standard 100-lead TQFP package.

Controls

Addresses, data I/Os, chip enables ($\overline{E}_1$, E_2, $\overline{E}_3$), address burst control inputs ($\overline{ADSP}$, $\overline{ADSC}$, $\overline{ADV}$) and write control inputs ($\overline{Bx}$, $\overline{BW}$, $\overline{GW}$) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable ($\overline{G}$) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either $\overline{ADSP}$ or $\overline{ADSC}$ inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by $\overline{ADV}$. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ($\overline{LBO}$) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Designing For Compatibility

The JEDEC Standard for Burst RAMS calls for a $\overline{FT}$ mode pin option (pin 14 on TQFP). Board sites for Flow Through Burst RAMS should be designed with V_{SS} connected to the $\overline{FT}$ pin location to ensure the broadest access to multiple vendor sources. Boards designed with $\overline{FT}$ pin pads tied low may be stuffed with GSI's Pipeline/Flow Through-configurable Burst RAMS or any vendor's Flow Through or configurable Burst SRAM. Bumps designed with the $\overline{FT}$ pin location tied high or floating must employ a non-configurable Flow Through Burst RAM, like this RAM, to achieve flow through functionality.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable ($\overline{BW}$) input combined with one or more individual byte write signals ($\overline{Bx}$). In addition, Global Write ($\overline{GW}$) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (high) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS840F18/32/36A operates on a 3.3 V power supply and all inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuit.

Parameter Synopsis

		–7.5	-8	-8.5	-10	-12
Flow	t_{KQ}	7.5 ns	8 ns	8.5 ns	10 ns	12 ns
Through	tCycle	8.5 ns	9 ns	10 ns	12 ns	15 ns
2-1-1-1	I_{DD}	245 mA	210 mA	190 mA	165 mA	135 mA

GS840F18A 100-Pin TQFP Pinout



Note:
Pins marked with NC can be tied to either V_{DD} or V_{SS}. These pins can also be left floating.

GS840F32A 100-Pin TQFP Pinout



Note:
Pins marked with NC can be tied to either V_{DD} or V_{SS}. These pins can also be left floating.

GS840F36A 100-Pin TQFP Pinout



Note:
Pins marked with NC can be tied to either V_{DD} or V_{SS}. These pins can also be left floating.

TQFP Pin Description

Symbol	Type	Description
A_0, A_1	I	Address field LSBs and Address Counter preset Inputs
A	I	Address Inputs
$\overline{B}_A$	In	Byte Write signal for data inputs DQ_A; active low
$\overline{B}_B$	In	Byte Write signal for data inputs DQ_B; active low
$\overline{B}_C$	In	Byte Write signal for data inputs DQ_C; active low
$\overline{B}_D$	In	Byte Write signal for data inputs DQ_D; active low
$\overline{BW}$	I	Byte Write—Writes all enabled bytes; active low
CK	I	Clock Input Signal; active high
$\overline{GW}$	I	Global Write Enable—Writes all bytes; active low
$\overline{E}_1$, $\overline{E}_3$	I	Chip Enable; active low
E_2	I	Chip Enable; active high
$\overline{G}$	I	Output Enable; active low
$\overline{ADV}$	I	Burst address counter advance enable; active low
$\overline{ADSP}$, $\overline{ADSC}$	I	Address Strobe (Processor, Cache Controller); active low
DQ_A	I/O	Byte A Data Input and Output pins
DQ_B	I/O	Byte B Data Input and Output pins
DQ	I/O	Byte C Data Input and Output pins
DQ_D	I/O	Byte D Data Input and Output pins
DQP_A	I/O	9th Data I/O Pin; Byte A
DQP_B	I/O	9th Data I/O Pin; Byte B
DQP_C	I/O	9th Data I/O Pin; Byte C
DQP_D	I/O	9th Data I/O Pin; Byte D
ZZ	I	Sleep Mode control; active high
$\overline{LBO}$	I	Linear Burst Order mode; active low
V_{DD}	I	Core power supply
V_{SS}	I	I/O and Core Ground
V_{DDQ}	I	Output driver power supply
NC	—	No Connect

GS840F18/32/36A Block Diagram



Note: Only x36 version shown for simplicity.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{LBO}$	L	Linear Burst
		H or NC	Interleaved Burst
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$

Note:
There is a pull-up device on the $\overline{LBO}$ pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note:
The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note:
The burst counter wraps to initial state on the 5th clock.

Byte Write Truth Table

Function	$\overline{GW}$	$\overline{BW}$	$\overline{B_A}$	$\overline{B_B}$	$\overline{B_C}$	$\overline{B_D}$	Notes
Read	H	H	X	X	X	X	1
Read	H	L	H	H	H	H	1
Write byte A	H	L	L	H	H	H	2, 3
Write byte B	H	L	H	L	H	H	2, 3
Write byte C	H	L	H	H	L	H	2, 3, 4
Write byte D	H	L	H	H	H	L	2, 3, 4
Write all bytes	H	L	L	L	L	L	2, 3, 4
Write all bytes	L	X	X	X	X	X	

Notes:
1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs $\overline{B_A}$, $\overline{B_B}$, $\overline{B_C}$, and/or $\overline{B_D}$ may be used in any combination with $\overline{BW}$ to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes "C" and "D" are only available on the x32 and x36 versions.

Synchronous Truth Table

Operation	Address Used	State Diagram Key[5]	$\overline{E}_1$	E^2	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	W^3	DQ^4
Deselect Cycle, Power Down	**None**	**X**	**H**	**X**	**X**	**L**	**X**	**X**	**High-Z**
Deselect Cycle, Power Down	None	X	L	F	L	X	X	X	High-Z
Deselect Cycle, Power Down	**None**	**X**	**L**	**F**	**H**	**L**	**X**	**X**	**High-Z**
Read Cycle, Begin Burst	External	R	L	T	L	X	X	X	Q
Read Cycle, Begin Burst	**External**	**R**	**L**	**T**	**H**	**L**	**X**	**F**	**Q**
Write Cycle, Begin Burst	**External**	**W**	**L**	**T**	**H**	**L**	**X**	**T**	**D**
Read Cycle, Continue Burst	*Next*	*CR*	*X*	*X*	*H*	*H*	*L*	*F*	*Q*
Read Cycle, Continue Burst	Next	CR	H	X	X	H	L	F	Q
Write Cycle, Continue Burst	*Next*	*CW*	*X*	*X*	*H*	*H*	*L*	*T*	*D*
Write Cycle, Continue Burst	Next	CW	H	X	X	H	L	T	D
Read Cycle, Suspend Burst	Current			X	H	H	H	F	Q
Read Cycle, Suspend Burst	Current			X	X	H	H	F	Q
Write Cycle, Suspend Burst	Current			X	H	H	H	T	D
Write Cycle, Suspend Burst	Current			X	X	H	H	T	D

Notes:

1. X = Don't Care, H = High, L = Low.
2. E = T (True) if E_2 = 1 and $\overline{E}_3$ = 0; E = F (False) if E_2 = 0 or $\overline{E}_3$ = 1.
3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
4. $\overline{G}$ is an asynchronous input. $\overline{G}$ can be driven high at any time to disable active output drivers. $\overline{G}$ low can only enable active drivers (shown as "Q" in the Truth Table above).
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.

Simplified State Diagram



Notes:

1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes $\overline{G}$ is tied low.
2. The upper portion of the diagram assumes active use of only the Enable ($\overline{E}_1$, E_2, $\overline{E}_3$) and Write ($\overline{B}_A$, $\overline{B}_B$, $\overline{B}_C$, $\overline{B}_D$, $\overline{BW}$, and $\overline{GW}$) control inputs, and that $\overline{ADSP}$ is tied high and $\overline{ADSC}$ is tied low.
3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and $\overline{ADSC}$ control inputs, and assumes $\overline{ADSP}$ is tied high and $\overline{ADV}$ is tied low.

Simplified State Diagram with $\overline{G}$



Notes:

1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of $\overline{G}$.
2. Use of "Dummy Reads" (Read Cycles with $\overline{G}$ High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
3. Transitions shown in grey tone assume $\overline{G}$ has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	–0.5 to 4.6	V
V_{DDQ}	Voltage in V_{DDQ} Pins	–0.5 to 4.6	V
$V_{I/O}$	Voltage on I/O Pins	–0.5 to V_{DDQ} +0.5 (≤ 4.6 V max.)	V
V_{IN}	Voltage on Other Input Pins	–0.5 to V_{DD} +0.5 (≤ 4.6 V max.)	V
I_{IN}	Input Current on Any Pin	+/–20	mA
I_{OUT}	Output Current on Any I/O Pin	+/–20	mA
P_D	Package Power Dissipation	1.5	W
T_{STG}	Storage Temperature	–55 to 125	°C
T_{BIAS}	Temperature Under Bias	–55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
3.3 V Supply Voltage	V_{DD}	3.0	3.3	3.6	V	
3.3 V V_{DDQ} I/O Supply Voltage	V_{DDQ3}	3.0	3.3	3.6	V	
2.5 V V_{DDQ} I/O Supply Voltage	V_{DDQ2}	2.3	2.5	2.7	V	

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be –2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

Logic Levels

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V_{DD} Input High Voltage	V_{IH}	2.0	—	V_{DD} + 0.3	V	1
V_{DD} Input Low Voltage	V_{IL}	–0.3	—	0.8	V	1
V_{DDQ3} I/O Input High Voltage	V_{IHQ3}	2.0	—	V_{DDQ} + 0.3	V	1,3
V_{DDQ3} I/O Input Low Voltage	V_{ILQ3}	–0.3	—	0.8	V	1,3
V_{DDQ2} I/O Input High Voltage	V_{IHQ2}	0.6*V_{DD}	—	V_{DDQ} + 0.3	V	1,3
V_{DDQ2} I/O Input Low Voltage	V_{ILQ2}	–0.3	—	0.3*V_{DD}	V	1,3

Notes:
1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be –2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Recommended Operating Temperatures

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T_A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T_A	–40	25	85	°C	2

Notes:
1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be –2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

(T_A = 25°C, f = 1 MHz, V_{DD} = 2.5 V)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C_{IN}	V_{IN} = 0 V	4	5	pF
Input/Output Capacitance	$C_{I/O}$	V_{OUT} = 0 V	6	7	pF

Note:
These parameters are sample tested.

AC Test Conditions

Parameter	Conditions
Input high level	V_{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V_{DD}/2
Output reference level	V_{DDQ}/2
Output load	**Fig. 1**

Notes:
1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.

Output Load 1



* Distributed Test Jig Capacitance

DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I_{IL}	V_{IN} = 0 to V_{DD}	–1 uA	1 uA
ZZ Input Current	I_{IN1}	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 V \leq V_{IN} \leq V_{IH}$	–1 uA –1 uA	1 uA 100 uA
$\overline{FT}$, SCD, ZQ Input Current	I_{IN2}	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0 V \leq V_{IN} \leq V_{IL}$	–100 uA –1 uA	1 uA 1 uA
Output Leakage Current	I_{OL}	Output Disable, V_{OUT} = 0 to V_{DD}	–1 uA	1 uA
Output High Voltage	V_{OH2}	I_{OH} = –8 mA, V_{DDQ} = 2.375 V	1.7 V	—
Output High Voltage	V_{OH3}	I_{OH} = –8 mA, V_{DDQ} = 3.135 V	2.4 V	—
Output Low Voltage	V_{OL}	I_{OL} = 8 mA	—	0.4 V

Operating Currents

Parameter	Test Conditions	Symbol	-7.5		-8		-8.5		-10		-12		Unit
			0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	
Operating Current	All other inputs ≥V_{IH} or ≤ V_{IL} Output open	I_{DD} Flow Through	245	255	210	220	190	200	165	175	135	145	mA
Standby Current	ZZ ≥ V_{DD} – 0.2 V	I_{SB} Flow Through	20	30	20	30	20	30	20	30	20	30	mA
Deselect Current	Device Deselected; All other inputs ≥ V_{IH} or ≤ V_{IL}	I_{DD} Flow Through	45	55	40	50	40	50	35	45	35	45	mA

AC Electrical Characteristics

	Parameter	Symbol	-7.5		-8		-8.5		-10		-12		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Flow Through	Clock Cycle Time	tKC	8.5	—	9.0	—	10.0	—	10.0	—	15.0	—	ns
	Clock to Output Valid	tKQ	—	7.5	—	8.0	—	8.5	—	10	—	12	ns
	Clock to Output Invalid	tKQX	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	tLZ[1]	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	tKH	1.3	—	1.3	—	1.3	—	1.3	—	1.3	—	ns
	Clock LOW Time	tKL	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in High-Z	tHZ[1]	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	5	ns
	$\overline{G}$ to Output Valid	tOE	—	3.0	—	3.2	—	3.5	—	3.8	—	5	ns
	$\overline{G}$ to output in Low-Z	tOLZ[1]	0	—	0	—	0	—	0	—	0	—	ns
	$\overline{G}$ to output in High-Z	tOHZ[1]	—	3.0	—	3.2	—	3.5	—	3.8	—	5	ns
	Setup time	tS	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	tZZS[2]	5	—	5	—	5	—	5	—	5	—	ns
	ZZ hold time	tZZH[2]	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	20	—	20	—	20	—	20	—	20	—	ns

Notes:
1. These parameters are sampled and are not 100% tested
2. ZZ is an asynchronous signal. However, In order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

Flow Through Mode Timing



Sleep Mode Timing Diagram



GS840F18/32/36A Output Driver Characteristics



TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
c	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
e	Lead Pitch	—	0.65	—
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity			0.10
θ	Lead Angle	0°	—	7°



Notes:
1. All dimensions are in millimeters (mm).
2. Package width and length do not include mold protrusion.

Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number[1]	Type	Package	Speed[2] (Mhz/ns)	T_A[3]	Status
256K x 18	GS840F18AT-7.5	Flow Through	TQFP	7.5	C	
256K x 18	GS840F18AT-8	Flow Through	TQFP	8	C	
256K x 18	GS840F18AT-8.5	Flow Through	TQFP	8.5	C	
256K x 18	GS840F18AT-10	Flow Through	TQFP	10	C	
256K x 18	GS840F18AT-12	Flow Through	TQFP	12	C	
128K x 32	GS840F32AT-7.5	Flow Through	TQFP	7.5	C	
128K x 32	GS840F32AT-8	Flow Through	TQFP	8	C	
128K x 32	GS840F32AT-8.5	Flow Through	TQFP	8.5	C	
128K x 32	GS840F32AT-10	Flow Through	TQFP	10	C	
128K x 32	GS840F32AT-12	Flow Through	TQFP	12	C	
128K x 36	GS840F36AT-7.5	Flow Through	TQFP	7.5	C	
128K x 36	GS840F36AT-8	Flow Through	TQFP	8	C	
128K x 36	GS840F36AT-8.5	Flow Through	TQFP	8.5	C	
128K x 36	GS840F36AT-10	Flow Through	TQFP	8.5	C	
128K x 36	GS840F36AT-12	Flow Through	TQFP	8.5	C	
256K x 18	GS840F18AT-7.5I	Flow Through	TQFP	7.5	I	
256K x 18	GS840F18AT-8I	Flow Through	TQFP	8	I	
256K x 18	GS840F18AT-8.5I	Flow Through	TQFP	8.5	I	
256K x 18	GS840F18AT-10I	Flow Through	TQFP	10	I	
256K x 18	GS840F18AT-12I	Flow Through	TQFP	12	I	
128K x 32	GS840F32AT-7.5I	Flow Through	TQFP	7.5	I	
128K x 32	GS840F32AT-8I	Flow Through	TQFP	8	I	
128K x 32	GS840F32AT-8.5I	Flow Through	TQFP	8.5	I	
128K x 32	GS840F32AT-10I	Flow Through	TQFP	10	I	
128K x 32	GS840F32AT-12I	Flow Through	TQFP	12	I	
128K x 36	GS840F36AT-7.5I	Flow Through	TQFP	7.5	I	
128K x 36	GS840F36AT-8I	Flow Through	TQFP	8	I	
128K x 36	GS840F36AT-8.5I	Flow Through	TQFP	8.5	I	
128K x 36	GS840F36AT-10I	Flow Through	TQFP	10	I	
128K x 36	GS840F36AT-12I	Flow Through	TQFP	12	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS840F32AT-8T.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
3. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.

Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number[1]	Type	Package	Speed[2] (Mhz/ns)	T_A[3]	Status
256K x 18	GS840F18AGT-7.5	Flow Through	RoHS-compliant TQFP	7.5	C	
256K x 18	GS840F18AGT-8	Flow Through	RoHS-compliant TQFP	8	C	
256K x 18	GS840F18AGT-8.5	Flow Through	RoHS-compliant TQFP	8.5	C	
256K x 18	GS840F18AGT-10	Flow Through	RoHS-compliant TQFP	10	C	
256K x 18	GS840F18AGT-12	Flow Through	RoHS-compliant TQFP	12	C	
128K x 32	GS840F32AGT-7.5	Flow Through	RoHS-compliant TQFP	7.5	C	
128K x 32	GS840F32AGT-8	Flow Through	RoHS-compliant TQFP	8	C	
128K x 32	GS840F32AGT-8.5	Flow Through	RoHS-compliant TQFP	8.5	C	
128K x 32	GS840F32AGT-10	Flow Through	RoHS-compliant TQFP	10	C	
128K x 32	GS840F32AGT-12	Flow Through	RoHS-compliant TQFP	12	C	
128K x 36	GS840F36AGT-7.5	Flow Through	RoHS-compliant TQFP	7.5	C	
128K x 36	GS840F36AGT-8	Flow Through	RoHS-compliant TQFP	8	C	
128K x 36	GS840F36AGT-8.5	Flow Through	RoHS-compliant TQFP	8.5	C	
128K x 36	GS840F36AGT-10	Flow Through	RoHS-compliant TQFP	8.5	C	
128K x 36	GS840F36AGT-12	Flow Through	RoHS-compliant TQFP	8.5	C	
256K x 18	GS840F18AGT-7.5I	Flow Through	RoHS-compliant TQFP	7.5	I	
256K x 18	GS840F18AGT-8I	Flow Through	RoHS-compliant TQFP	8	I	
256K x 18	GS840F18AGT-8.5I	Flow Through	RoHS-compliant TQFP	8.5	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS840F32AT-8T.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
3. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.

Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number[1]	Type	Package	Speed[2] (Mhz/ns)	T_A[3]	Status
256K x 18	GS840F18AGT-10I	Flow Through	RoHS-compliant TQFP	10	I	
256K x 18	GS840F18AGT-12I	Flow Through	RoHS-compliant TQFP	12	I	
128K x 32	GS840F32AGT-7.5I	Flow Through	RoHS-compliant TQFP	7.5	I	
128K x 32	GS840F32AGT-8I	Flow Through	RoHS-compliant TQFP	8	I	
128K x 32	GS840F32AGT-8.5I	Flow Through	RoHS-compliant TQFP	8.5	I	
128K x 32	GS840F32AGT-10I	Flow Through	RoHS-compliant TQFP	10	I	
128K x 32	GS840F32AGT-12I	Flow Through	RoHS-compliant TQFP	12	I	
128K x 36	GS840F36AGT-7.5I	Flow Through	RoHS-compliant TQFP	7.5	I	
128K x 36	GS840F36AGT-8I	Flow Through	RoHS-compliant TQFP	8	I	
128K x 36	GS840F36AGT-8.5I	Flow Through	RoHS-compliant TQFP	8.5	I	
128K x 36	GS840F36AGT-10I	Flow Through	RoHS-compliant TQFP	10	I	
128K x 36	GS840F36AGT-12I	Flow Through	RoHS-compliant TQFP	12	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS840F32AT-8T.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
3. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.

4Mb Burst Datasheet Revision History

Rev. Code: Old; New	Types of Changes Format or Content	Page /Revisions;Reason
GS84018/32/362/2000G; 840F18A_r1_02	Content	• Updated pin description table
840F18A_r1_02; 840F18A_r1_03	Content/Format	• Added “non-A” speed bins to Operating Currents table, AC Electrical Characteristics table, and Ordering Information table • Updated format to fit Technical Documentation standards
840F18A_r1_03; 840F18A_r1_04	Content/Format	• Updated table on page 1 • Updated Operating Currents table on page 14 • Updated AC Electrical Characteristics table on page 14 • Updated format to comply with present Technical Documentation standards
840F18A_r1_04; 840F18A_r1_05	Content	• Reduced I_{DD} by 20 mA in table on page 1 and Operating Currents table
840F18A_r1_05; 840F18A_r1_06	Content	• Removed 7.5 ns references from entire datasheet
840F18A_r1_06; 840F18A_r1_07	Content	• Updated format • Added 7.5 ns speed bin
840F18A_r1_07; 840F18A_r1_08	Content	• Updated format • Matched current numbers to NBT parts • Removed Preliminary banner
840F18A_r1_08; 840F18A_r1_09	Content	• Added Pb-free TQFP information
840F18A_r1_09; 840F18A_r1_10	Content	• Added note to TQFP pinouts (pg. 2, 3, 4) • Updated Power Supply Voltage Ranges table (pg. 11) • Updated Logic Level tables (pg. 12) • Changed Pb-free to RoHS-compliant (entire document)

