
www.datasheet4u.com April 2007

HYB25DC512800B[E/F] HYB25DC512160B[E/F]

512-Mbit Double-Data-Rate SDRAM DDR SDRAM RoHS Compliant Products



Internet Data Sheet

Rev. 1.2





HYB25DC512800B[E/F], HYB25DC512160B[E/F]						
Revision History: 2007-04, Rev. 1.2						
Page	Subjects (major changes since last revision)					
All	Adapted internet edition					
All	Editorial changes					
Previous Revision: 2006-09, Rev. 1.11						
All Qimonda template update						
Previous Revision: 2006-09, Rev. 1.1						

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter lists all main features of the product family HYB25DC512[80/16]0B[E/F] and the ordering information.

1.1 Features

- · Double data rate architecture: two data transfers per clock cycle
- · Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- · DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK and CK)
- · Four internal banks for concurrent operation
- · Data mask (DM) for write data
- · DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Burst Lengths: 2, 4, or 8
- CAS Latency: 1.5 (DDR200 only), 2, 2.5, 3
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- RAS-lockout supported $t_{RAP} = t_{RCD}$
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL_2 compatible) I/O
- $V_{\rm DDQ}$ = 2.5 $\rm V \pm 0.2$ V (DDR200, DDR266, DDR333); $V_{\rm DDQ}$ = 2.6 V \pm 0.1 V (DDR400B)
- $V_{\rm DD}$ = 2.5 V \pm 0.2 V (DDR200, DDR266, DDR333); $V_{\rm DD}$ = 2.6 V \pm 0.1 V (DDR400B)
- Standard Temperature Range (0 °C +70 °C)
- PG-TSOPII-66 and PG-TFBGA-60 packages
- RoHS¹⁾ compliant product types available (green product)

					BLE 1
Product Type Speed Code			-5	-6	Unit
Speed Grade	Component		DDR400B	DDR333	<u> </u>
Max. Clock Frequency	@CL3	f_{CK3}	200	166	MHz
	@CL2.5	$f_{\mathrm{CK2.5}}$	166	166	MHz
	@CL2	$f_{\rm CK2}$	133	133	MHz

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



1.2 Description

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512-Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 512-Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and $\overline{\text{CK}}$; the crossing of CK going HIGH and $\overline{\text{CK}}$ going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the Industry Standard for SSTL 2. All outputs are SSTL 2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.



TABLE 2

Ordering Information for Lead-Free Products (RoHS Compliant)

Cracing information for Load 1 100 1 10 date (1.0110 Compilat							
Product Type ¹⁾²⁾	Organization	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package	Note	
HYB25DC512800BE-5	×8	3-3-3	200	DDR400B	PG-TSOPII-66	3)	
HYB25DC512160BE-5	×16					anoon	
HYB25DC512800BE-6	×8	2.5-3-3	166	DDR333		green Product	
HYB25DC512800BEL-6	×8						
HYB25DC512160BE-6	×16						
HYB25DC512160BEL-6	×16						
HYB25DC512800BF-5	×8	3-3-3	200	DDR400B	PG-TFBGA-60		
HYB25DC512160BF-5	×16						
HYB25DC512800BF-6	×8	2.5-3-3	166	DDR333			
HYB25DC512160BF-6	×16						

1) HYB: designator for memory components;

25DC: DDR SDRAMs at $V_{\rm DDQ}$ = 2.5 V;

512: 512 Mbit density;

800/160: product variations ×8 and ×16;

B: die revision;

L: low power (available on request);

F/C/E/T: package type FBGA (lead & halogen free), FBGA (lead containing), TSOP (lead & halogen free), and TSOP (lead containing).

- 2) Please check with your Qimonda representative that leadtime and availability of your preferred device type and version meet your project requirements.
- 3) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



2 Configuration

This chapter contains the chip configuration.

2.1 Configuration of PG-TSOPII-66

The ball configuration of a DDR SDRAM is listed by function in **Table 3**. The abbreviations used in the Pin#/Buffer# column are explained in **Table 4** and **Table 5** respectively. The chip numbering for TSOP is depicted in **Figure 1**.

					TABLE 3
					Ball Configuration
Ball#/Pin#	Name	Pin Type	Buffer Type	Function	
Clock Signals	s			-	
45	CK	I	SSTL	Clock Signal	
46	CK	I	SSTL	Complementary Clock Signal	
44	CKE	I	SSTL	Clock Enable	
Control Signa	als				
23	RAS	I	SSTL	Row Address Strobe	
22	CAS	I	SSTL	Column Address Strobe	
21	WE	I	SSTL	Write Enable	
24	CS	I	SSTL	Chip Select	
Address Sigr	nals				
26	BA0	I	SSTL	Bank Address Bus 2:0	
27	BA1	I	SSTL		
29	A0	I	SSTL	Address Bus 11:0	
30	A1	I	SSTL		
31	A2	I	SSTL		
32	A3	I	SSTL		
35	A4	I	SSTL		
36	A5	I	SSTL		
37	A6	I	SSTL		
38	A7	I	SSTL		
39	A8	I	SSTL		
40	A9	I	SSTL		
28	A10	I	SSTL		
	AP	I	SSTL		
41	A11	I	SSTL		



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
42	A12	I	SSTL	Address Signal 12
				Note: Module based on 256 Mbit or larger dies
	NC	NC	_	Note: Module based on 128 Mbit or smaller dies
17	A13	I	SSTL	Address Signal 13
				Note: 1 Gbit based module
	NC	NC	_	Note: Module based on 512 Mbit or smaller dies
Power Supplies	,		•	
49	V_{REF}	Al	_	I/O Reference Voltage
3, 9, 15, 55, 61	V_{DDQ}	PWR	_	I/O Driver Power Supply
1, 18, 33	V_{DD}	PWR	_	Power Supply
6, 12, 52, 58, 64	V_{SSQ}	PWR	_	Power Supply
34	$V_{\rm SS}$	PWR	_	Power Supply

TABLE 4

Abbreviations for Pin Type

Abbreviation	Description				
I	Standard input-only pin. Digital levels				
0	Output. Digital levels				
I/O	I/O is a bidirectional input/output signal				
Al	Input. Analog levels				
PWR	Power				
GND	Ground				
NC	Not Connected				

TABLE 5

Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminalted Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR



FIGURE 1 **Chip Configuration PG-TSOPII-66** x 8 x 16 1 (66 V_{DD} V_{DD} V_{SS} V_{SS} DQ0 DQ0 2 65 DQ15 DQ7 V_{DDQ} 3 64 V_{SSQ} V_{DDQ} V_{SSQ} N.C. DQ1 63 DQ14 N.C. DQ1 DQ2 **DQ13** DQ6 5 62 6 61 V_{SSQ} V_{SSQ} V_{DDQ} V_{DDQ} N.C. DQ3 7 60 DQ12 N.C. DQ2 DQ4 8 59 DQ11 DQ5 9 58 V_{DDQ} V_{DDQ} V_{SSQ} V_{SSQ} DQ5 N.C. 10 57 DQ10 N.C. DQ3 DQ4 DQ6 DQ9 11 56 12 55 V_{SSQ} V_{SSQ} V_{DDQ} V_{DDQ} N.C. DQ7 13 54 DQ8 N.C. N.C. N.C. N.C. N.C. 14 53 15 52 V_{DDQ} V_{DDQ} V_{SSQ} V_{SSQ} N.C. **LDQS** 51 **UDQS** DQS 16 N.C.,A13 N.C.,A13 17 50 N.C. N.C. V_{DD} V_{DD} 18 49 V_{REF} V_{REF} N.C. N.C. 19 48 V_{SS} V_{SS} N.C. LDM 20 47 **UDM** DM WE WE ☐ 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS ☐ 23 CKE CKE 44 CS₀ CS₀ 24 43 N.C. N.C. <u>25</u> 42 N.C.,A12 N.C.,A12 N.C. N.C. BA0 BA0 26 41 A11 A11 BA1 BA1 ☐ 27 40 Α9 Α9 A10/AP A10/AP 28 39 **8**A **A8** A0 29 38 A0 Α7 Α7 30 37 **A1** A6 A6 **A1** A2 A2 31 36 Α5 Α5 А3 А3 32 35 A4 A4 33 34 V_{DD} V_{DD} V_{SS} V_{SS} MPPD0450



2.2 Configuration of PG-TFBGA-60

The ball configuration of a DDR SDRAM is listed by function in **Table 6**. The abbreviations used in the Pin#/Buffer# column are explained in **Table 7** and **Table 8** respectively.

				TABLE 6
				Ball Configuration
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signals	S		l	
G2	CK1	I	SSTL	Clock Signal
G3	CK1	I	SSTL	Complementary Clock Signal
H3	CKE	I	SSTL	Clock Enable
Control Signa	als			
H7	RAS	I	SSTL	Row Address Strobe
G8	CAS	I	SSTL	Column Address Strobe
G7	WE	I	SSTL	Write Enable
H8	CS	I	SSTL	Chip Select
Address Sign	nals	•		
J8	BA0	I	SSTL	Bank Address Bus 2:0
J7	BA1	I	SSTL	
K7	A0	I	SSTL	Address Bus 12:0
L8	A1	I	SSTL	
L7	A2	I	SSTL	
M8	A3	I	SSTL	
M2	A4	I	SSTL	
L3	A5	I	SSTL	
L2	A6	I	SSTL	
K3	A7	I	SSTL	
K2	A8	I	SSTL	
J3	A9	I	SSTL	
K8	A10	I	SSTL	
	AP	I	SSTL	
J2	A11	I	SSTL	
H2	A12	I	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function		
Data Signals ×8	B Organiza	tion				
A8	DQ0	I/O	SSTL	Data Signal Bus 7:0		
B7	DQ1	I/O	SSTL			
C7	DQ2	I/O	SSTL			
D7	DQ3	I/O	SSTL			
D3	DQ4	I/O	SSTL			
C3	DQ5	I/O	SSTL			
B3	DQ6	I/O	SSTL			
A2	DQ7	I/O	SSTL			
Data Strobe ×8	Organizati	on				
E3	DQS	I/O	SSTL	Data Strobe		
Data Mask ×8 C	Organizatio	n				
F3	DM	I	SSTL	Data Mask		
Data Signals ×1	l6 Organiz	ation				
A8	DQ0	I/O	SSTL	Data Signal 15:0		
B9	DQ1	I/O	SSTL			
B7	DQ2	I/O	SSTL			
C9	DQ3	I/O	SSTL			
C7	DQ4	I/O	SSTL			
D9	DQ5	I/O	SSTL			
D7	DQ6	I/O	SSTL			
E9	DQ7	I/O	SSTL			
E1	DQ8	I/O	SSTL			
D3	DQ9	I/O	SSTL			
D1	DQ10	I/O	SSTL			
C3	DQ11	I/O	SSTL			
C1	DQ12	I/O	SSTL			
B3	DQ13	I/O	SSTL			
B1	DQ14	I/O	SSTL			
A2	DQ15	I/O	SSTL			
Data Strobe ×10	6 Organiza	tion				
E3	UDQS	I/O	SSTL	Data Strobe Upper Byte		
E7	LDQS	I/O	SSTL	Data Strobe Lower Byte		
Data Mask ×16	Organizati	on	•			
F3	UDM	I	SSTL	Data Mask Upper Byte		
F7	LDM	I	SSTL	Data Mask Lower Byte		
Power Supplies						
F1	V_{REF}	Al	_	I/O Reference Voltage		
A9, B2, C8, D2, E8	V_{DDQ}	PWR	_	I/O Driver Power Supply		



Ball#/Pin#	Name	Pin Type	Buffer Type	Function	
A7, F8, M7	V_{DD}	PWR	_	Power Supply	
A1, B8, C2, D8, E2	V_{SSQ}	PWR	_	Power Supply	
A3, F2, M3	$V_{\rm SS}$	PWR	_	Power Supply	
Not Connected	×8 Organiz	ation			
B1, B9, C1, C9, D1, D9, E1, E7, E9, F7, F9	NC	NC	_	Not Connected	
Not Connected	Not Connected ×16 Organization				
F9	NC	NC	_	Not Connected	

TABLE 7

		Abbreviations for Pin Type
Abbreviation	Description	
I	Standard input-only pin. Digital levels	
0	Output. Digital levels	
I/O	I/O is a bidirectional input/output signal	
Al	Input. Analog levels	
PWR	Power	
GND	Ground	
NC	Not Connected	

TABLE 8

	Abbreviations for Buffer Type
Abbreviation	Description
SSTL	Serial Stub Terminalted Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR



FIGURE 2 Pin Configuration for x8 Organization, PG-TFBGA-60, Top View 7 2 3 5 6 8 9 1 $V_{\rm SS}$ V_{DD} $V_{\rm SSQ}$ DQ7 Α DQ0 V_{DDQ} V_{DDQ} В $V_{\rm SSQ}$ N.C. DQ6 DQ1 N.C. $V_{\rm SSQ}$ С V_{DDQ} N.C. DQ5 DQ2 N.C. N.C. V_{DDQ} DQ4 D DQ3 V_{SSQ} N.C. N.C. $V_{\rm SSQ}$ DQS Ε N.C. V_{DDQ} N.C. V_{REF} V_{SS} DM F N.C. V_{DD} N.C. CK G WE CAS CK A12 CKE Н RAS CS BA0 A11 Α9 BA1 A8 Κ A10/AP Α7 A0 A5 L Α1 A6 A2 $V_{\rm SS}$ V_{DD} M А3

х8

MPPD0470



FIGURE 3 Pin Configuration for x16 Organization, PG-TFBGA-60, Top View 9 V_{DDQ} DQ1


1	2	3	4 5 6		6	7	8	9
V_{SSQ}	DQ15	$V_{\rm SS}$		Α		V_{DD}	DQ0	V_{DDQ}
DQ14	V_{DDQ}	DQ13		В		DQ2	V_{SSQ}	DQ1
DQ12	V_{SSQ}	DQ11		С		DQ4	V_{DDQ}	DQ3
DQ10	V_{DDQ}	DQ9		D		DQ6	V_{SSQ}	DQ5
DQ8	V_{SSQ}	UDQS		E		LDQS	V_{DDQ}	DQ7
V_{REF}	$V_{\rm SS}$	UDM		F		LDM	V_{DD}	N.C.
	СК	CK		G		WE	CAS	
	A12	CKE		Н		RAS	cs	
	A11	A9		J		BA1	BA0	
	A8	A7		K		A0	A10/AP	
	A6	A5		L		A2	A1	
	A4	$V_{\rm SS}$		М		V_{DD}	A3	
				x16			MP	PD0480

TABLE 9



HYB25DC512[80/16]0B[E/F] Double-Data-Rate SDRAM

3 Functional Description



Mode Register Definition Field Bits Type¹⁾ **Description** BL [2:0] W **Burst Length** Number of sequential bits per DQ related to one read/write command. Note: All other bit combinations are RESERVED. 001_B 2 010_B **4** 011_B 8 BT **Burst Type** See Table 10 for internal address sequence of low order address bits. 0 Sequential 1 Interleaved CL [6:4] **CAS Latency** Number of full clocks from read command to first data valid window. Note: All other bit combinations are RESERVED. 010_B 2 011_B **3** 110_B **2.5** 101_B **1.5** Note: CL = 1.5 for DDR200 components only **MODE** [12:7] **Operating Mode**

Note: All other bit combinations are RESERVED.

000000 Normal Operation without DLL Reset

000010 Normal Operation with DLL Reset

¹⁾ W = write only register bit



TABLE 10

Burst Length	Star	ting Colum	nn Address	Order of Accesses Within a Burst					
	A2	A1	Α0	Type = Sequential	Type = Interleaved				
2			0	0-1	0-1				
			1	1-0	1-0				
4		0	0	0-1-2-3	0-1-2-3				
		0	1	1-2-3-0	1-0-3-2				
		1	0	2-3-0-1	2-3-0-1				
		1	1	3-0-1-2	3-2-1-0				
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7				
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6				
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5				
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4				
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3				
	1		1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2				
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1				
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0				

Notes

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.






			TABLE 11
			Extended Mode Register
Field	Bits	Type ¹⁾	Description
DLL	0	w	DLL Status 0 _B Enabled 1 _B Disabled
DS	1		Drive Strength 0 _B Normal 1 _B Weak
MODE	[12:3]		Operating Mode 00000000000 _B Normal Operation Notes 1. A2 must be 0 to provide compatibility with early DDR devices 2. All other bit combinations are RESERVED.

¹⁾ w = write only register bit

TABLE 12

					Truth Table	1a: Con	nmands
Name (Function)	cs	RAS	CAS	WE	Address	MNE	Note
Deselect (NOP)	Н	Х	Х	Х	Х	NOP	1)2)
No Operation (NOP)	L	Н	Н	Н	Х	NOP	1)2)
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1)3)
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1)4)
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1)4)
Burst Terminate	L	Н	Н	L	Х	BST	1)5)
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1)6)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR/SR	1)7)8)
Mode Register Set	L	L	L	L	Op-Code	MRS	1)9)

- 1) CKE is HIGH for all commands shown exceptSelf Refresh. $V_{\rm REF}$ must be maintained during Self Refresh operation.
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-A12 provide row address.
- 4) BA0, BA1 provide bank address; A0-A9 (x16 device); A0 A9, A11 (x8 device)provide column address; A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6) A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.



- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register).

		TAB	LE 13		
Trut	Truth Table 1b: DM Operation				
Name (Function)	DM	DQs	Note		
Write Enable	L	Valid	1)		
Write Inhibit	Н	Х	1)		

¹⁾ Used to mask write data; provided coincident with the corresponding data.

				TA Truth Table 2: Clock Ena	BLE 14 able (CKE)
Current State	CKE n-1 CKEn Command n		Command n	Action n	Note
	Previous Cycle	Current Cycle			
Self Refresh	L	L	Х	Maintain Self-Refresh	1)
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2)
Power Down	L	L	Х	Maintain Power-Down	_
Power Down	L	Н	Deselect or NOP	Exit Power-Down	_
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry	_
All Banks Idle	Н	L	AUTO REFRESH	Self Refresh Entry	_
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry	_
	Н	Н	See Table 15	_	

- 1) V_{REF} must be maintained during Self Refresh operation
- 2) Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t_{XSNR}) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.
- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.



TABLE 15

Truth Table 3: Current State Bank n - Command to Bank n (same bank)

		_				State Bank II - Command to Bank II	(came barne)
Current State	CS	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	L	L	Н	Н	Active	Select and activate row	1) to 6)
	L	L	L	Н	AUTO REFRESH	_	1) to 7)
	L	L	L	L	MODE REGISTER SET	_	1) to 7)
Row Active	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8)
	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1) to 6), 9)
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	1) to 6), 8)
Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1) to 6), 9)
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	1) to 6), 10)
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8), 11)
Precharge	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1) to 6), 9), 11)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 14** and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions: Idle: The bank has been precharged, and t_{RP} has been met. Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank.
 - Precharging: Starts with registration of a Precharge command and ends when t_{RP} is met. Once t_{RP} is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when t_{RCD} is met. Once t_{RCD} is met, the bank is in the "row active" state.
 - Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state.
 - Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to **Table 16**.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.
 - Refreshing: Starts with registration of an Auto Refresh command and ends when t_{RFC} is met. Once t_{RFC} is met, the DDR SDRAM is in the "all banks idle" state.
 - Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t_{MRD} has been met. Once t_{MRD} is met, the DDR SDRAM is in the "all banks idle" state.
 - Precharging All: Starts with registration of a Precharge All command and ends when $t_{\rm RP}$ is met. Once $t_{\rm RP}$ is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- 8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11) Requires appropriate DM masking.



TABLE 16

Truth Table 4: Current State Bank n - Command to Bank m (different bank)

Current State	CS	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation NOP. Continue previous operation.		1) to 6)
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	_	1) to 6)
Row Activating,	L	L	Н	Н	Active	Select and activate row	1) to 6)
Active, or	L	Н	L	Н	Read	Select column and start Read burst	1) to 7)
Precharging	L	Н	L	L	Write	Select column and start Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7)
Disabled)	L	L	Н	L	Precharge	_	1) to 6)
Write (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start Read burst	1) to 8)
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start Write burst	1) to 7), 9), 10)
	L	L	Н	L	Precharge	_	1) to 6)
Write (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start new Write burst	1) to 7), 9)
	L	L	Н	L	Precharge	_	1) to 6)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 14**: Clock Enable (CKE) and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definitions:
 - Idle: The bank has been precharged, and $t_{\rm RP}$ has been met.
 - Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.
 - Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
 - Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
 - Read with Auto Precharge Enabled: See ¹⁰⁾.
 - Write with Auto Precharge Enabled: See 10).
- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.
- Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.

 t_{CK}



HYB25DC512[80/16]0B[E/F] Double-Data-Rate SDRAM

- 9) Concurrent Auto Precharge: This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 17**.
- 10) A Write command may be applied after the completion of data output.

Precharge or Activate

		TA	BLE 17
		Truth Table 5: Concurrent Auto	Precharge
From Command	To Command (different bank)	Minimum Delay with Concurrent Auto Precharge Support	Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + t _{WTR}	t_{CK}
	Write to Write w/AP	BL/2	t_{CK}
	Precharge or Activate	1	t_{CK}
Read w/AP	Read or Read w/AP	BL/2	t_{CK}
	Write or Write w/AP	CL (rounded up) + BL/2	t_{CK}

Rev. 1.2, 2007-04 04112007-FHBX-O8HD



4 Electrical Characteristics

This chapter describes the electrical characteristics.

4.1 Operating Conditions

This chapter contains the operating conditions tables.

				Absolute		ABLE 18 um Ratings
Parameter	Symbol		Val	ues	Unit	Note/ Test
		Min.	Тур.	Max.		Condition
Voltage on I/O pins relative to $V_{\rm SS}$	V_{IN},V_{OUT}	-0.5	_	$V_{\rm DDQ}$ + 0.5	V	_
Voltage on inputs relative to $V_{\rm SS}$	V_{IN}	-1	_	+3.6	V	_
Voltage on $V_{\rm DD}$ supply relative to $V_{\rm SS}$	V_{DD}	-1	_	+3.6	V	_
Voltage on V_{DDQ} supply relative to V_{SS}	V_{DDQ}	-1	_	+3.6	V	_
Operating temperature (ambient)	T_{A}	0	_	+70	°C	_
Storage temperature (plastic)	T_{STG}	-55	_	+150	°C	_
Power dissipation (per SDRAM component)	P_{D}	_	1	_	W	
Short circuit output current	I_{OUT}	_	50	_	mA	<u> </u>

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.



TABLE 19

				Inp	out and	d Output Capacitances					
Parameter	Symbol		Values			Values		Values			Note/ Test Condition
		Min.	Тур.	Max.							
Input Capacitance: CK, CK	C _{I1}	2.0	_	3.0	pF	TSOP ¹⁾					
		1.5	_	2.5	pF	FBGA 1)					
Delta Input Capacitance	C _{dl1}	_	_	0.25	pF	1)					
Input Capacitance: All other input-only pins	C _{I2}	2.0	_	3.0	pF	TSOP ¹⁾					
		1.5	_	2.5	pF	FBGA 1)					
Delta Input Capacitance: All other input-only pins	C _{dIO}	_	_	0.5	pF	1)					
Input/Output Capacitance: DQ, DQS, DM	C _{IO}	4.0	_	5.0	pF	TSOP ¹⁾²⁾					
		3.5	_	4.5	pF	FBGA 1)2)					
Delta Input/Output Capacitance: DQ, DQS, DM	C _{dIO}	_	_	0.5	pF	1)					

¹⁾ These values are guaranteed by design and are tested on a sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, f = 100 MHz, $T_{\rm A} = 25 \,^{\circ}\text{C}$, $V_{\rm OUT(DC)} = V_{\rm DDQ}/2$, $V_{\rm OUT}$ (Peak to Peak) 0.2 V. Unused pins are tied to ground.

²⁾ DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



TABLE 20

Electrical Characteristics and DC Operating Conditions

Parameter	Symbol		Values		Unit	Note/ Test Condition ¹⁾
		Min.	Тур.	Max.		
Device Supply Voltage	V_{DD}	2.3	2.5	2.7	V	f _{CK} ≤ 166 MHz
Device Supply Voltage	V_{DD}	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz ²⁾
Output Supply Voltage	V_{DDQ}	2.3	2.5	2.7	V	$f_{\rm CK} \le$ 166 MHz $^{3)}$
Output Supply Voltage	V_{DDQ}	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz ²⁾³⁾
Supply Voltage, I/O Supply Voltage	$V_{\rm SS},V_{\rm SSQ}$	0	_	0	V	_
Input Reference Voltage	V_{REF}	$0.49 \times V_{DDQ}$	$0.5 \times V_{\mathrm{DDQ}}$	$0.51 \times V_{\mathrm{DDQ}}$	V	4)
I/O Termination Voltage (System)	V_{TT}	V _{REF} – 0.04	_	V _{REF} + 0.04	V	5)
Input High (Logic1) Voltage	$V_{IH(DC)}$	$V_{\sf REF}$ + 0.15	_	$V_{\rm DDQ}$ + 0.3	V	6)
Input Low (Logic0) Voltage	$V_{IL(DC)}$	-0.3	_	$V_{\sf REF} - 0.15$	V	6)
Input Voltage Level, CK and CK Inputs	$V_{IN(DC)}$	-0.3	_	V _{DDQ} + 0.3	V	6)
Input Differential Voltage, CK and CK Inputs	$V_{ID(DC)}$	0.36	_	$V_{\rm DDQ}$ + 0.6	V	6)7)
VI-Matching Pull-up Current to Pull-down Current	V_{Ratio}	0.71	_	1.4	_	8)
Input Leakage Current	I_{I}	-2	_	2	μА	Any input 0 V $\leq V_{\rm IN} \leq V_{\rm DD}$; All other pins not under test = 0 V ⁹⁾
Output Leakage Current	I_{OZ}	- 5	_	5	μА	DQs are disabled; 0 V \leq $V_{\rm OUT} \leq$ $V_{\rm DDQ}^{-9}$
Output High Current, Normal Strength Driver	I_{OH}	_	_	-16.2	mA	V _{OUT} = 1.95 V
Output Low Current, Normal Strength Driver	I_{OL}	16.2	_	_	mA	V _{OUT} = 0.35 V

- 1) $0 \, ^{\circ}\text{C} \le T_{\text{A}} \le 70 \, ^{\circ}\text{C}; \ V_{\text{DDQ}} = 2.5 \, \text{V} \pm 0.2 \, \text{V}, \ V_{\text{DD}} = +2.5 \, \text{V} \pm 0.2 \, \text{V};$
- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions, $V_{\rm DDQ}$ must be less than or equal to $V_{\rm DD}$.
- 4) Peak to peak AC noise on $V_{\rm REF}$ may not exceed ± 2% $V_{\rm REF,DC}$. $V_{\rm REF}$ is also expected to track noise variations in $V_{\rm DDO}$.
- 5) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in the DC level of V_{REF} .
- 6) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 7) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 8) The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 9) Values are shown per pin.



4.2 AC Characteristics

Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, $I_{\rm DD}$ Specifications and Conditions, and Electrical Characteristics and AC Timing.

Notes

- 1. All voltages referenced to $V_{\rm SS}$.
- 2. Tests for AC timing, $I_{\rm DD}$, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. **Figure 4** represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest Industry specification for DDR components.






TABLE 21

AC Operating Conditions

AC Operating Conditions						
Parameter	Symbol	Values		Unit	Note/ Test	
		Min.	Max.		Condition	
Input High (Logic 1) Voltage, DQ, DQS and DM Signals	$V_{IH(AC)}$	V _{REF} + 0.31	_	V	1)2)3)	
Input Low (Logic 0) Voltage, DQ, DQS and DM Signals	$V_{IL(AC)}$	_	$V_{\sf REF}$ – 0.31	V	1)2)3)	
Input Differential Voltage, CK and CK Inputs	$V_{ID(AC)}$	0.7	V_{DDQ} + 0.6	V	1)2)3)4)	
Input Closing Point Voltage, CK and CK Inputs	$V_{IX(AC)}$	$\begin{array}{c} \textbf{0.5} \times V_{\text{DDQ}} - \\ \textbf{0.2} \end{array}$	$\begin{array}{c} \textbf{0.5} \times V_{\text{DDQ}}\textbf{+} \\ \textbf{0.2} \end{array}$	V	1)2)3)5)	

- 1) $V_{\text{DDQ}} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{\text{DD}} = +2.5 \text{ V} \pm 0.2 \text{ V} \text{ (DDR200 DDR333)}; V_{\text{DDQ}} = 2.6 \text{ V} \pm 0.1 \text{ V}, V_{\text{DD}} = +2.6 \text{ V} \pm 0.1 \text{ V} \text{ (DDR400)}; 0 ^{\circ}\text{C} \leq T_{\text{A}} \leq 70 ^{\circ}\text{C}$
- 2) Input slew rate = 1 V/ns.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 4) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 5) The value of $V_{\rm IX}$ is expected to equal 0.5 imes $V_{\rm DDQ}$ of the transmitting device and must track variations in the DC level of the same.

TABLE 22

AC Timing - A	Absolute	Specifi	cations

Parameter	Symbol	-5		-6		Unit	Note/ Test Condition ¹⁾	
		DDR400B	DDR400B		DDR333			
		Min.	Max.	Min.	Max.			
DQ output access time from CK/CK	t_{AC}	-0.5	+0.5	-0.7	+0.7	ns	2)3)4)5)	
CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	t_{CK}	2)3)4)5)	
Clock cycle time	t_{CK}	5	8	6	12	ns	$CL = 3.0^{2(3)4(5)}$	
		6	12	6	12	ns	$CL = 2.5^{2(3)4(5)}$	
		7.5	12	7.5	12	ns	$CL = 2.0^{2(3)4(5)}$	
CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	t_{CK}	2)3)4)5)	
Auto precharge write recovery + precharge time	t_{DAL}	$(t_{\rm WR}/t_{\rm CK})$ + $(t_{\rm WR}/t_{\rm CK})$	_{RP} /t _{CK})		,	t _{CK}	2)3)4)5)6)	
DQ and DM input hold time	t_{DH}	0.4		0.45	_	ns	2)3)4)5)	
DQ and DM input pulse width (each input)	t_{DIPW}	1.75	_	1.75	_	ns	2)3)4)5)6)	
DQS output access time from CK/CK	t_{DQSCK}	-0.6	+0.6	-0.6	+0.6	ns	2)3)4)5)	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t _{CK}	2)3)4)5)	
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.40	_	+0.45	ns	TSOP 2)3)4)5)	
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.40	_	+0.40	ns	FBGA 2)3)4)5)	
Write command to 1 st DQS latching transition	t_{DQSS}	0.72	1.25	0.75	1.25	t _{CK}	2)3)4)5)	



Parameter	Symbol	-5		-6		Unit		
		DDR400B		DDR333			Condition 1)	
		Min.	Max.	Min.	Max.			
DQ and DM input setup time	$t_{ m DS}$	0.4	_	0.45	_	ns	2)3)4)5)	
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	0.2	_	t_{CK}	2)3)4)5)	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	0.2	_	t_{CK}	2)3)4)5)	
Clock Half Period	t_{HP}	min. (t_{CL}, t_{CH})	_	min. (t_{CL}, t_{CH})	_	ns	2)3)4)5)	
Data-out high-impedance time from CK/CK	t_{HZ}	_	+0.7	_	+0.7	ns	2)3)4)5)7)	
Address and control input hold time	t _{IH}	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)	
		0.7	_	0.8	_	ns	slow slew rate ³⁾⁴⁾⁵⁾⁶⁾⁸⁾	
Control and Addr. input pulse width (each input)	t_{IPW}	2.2	_	2.2	_	ns	2)3)4)5)9)	
Address and control input setup time	t_{IS}	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)	
		0.7	_	0.8	_	ns	slow slew rate ³⁾⁴⁾⁵⁾⁶⁾⁸⁾	
Data-out low-impedance time from CK/CK	t_{LZ}	-0.7	+0.70	-0.70	+0.70	ns	2)3)4)5)7)	
Mode register set command cycle time	t _{MRD}	2	_	2	_	t _{CK}	2)3)4)5)	
DQ/DQS output hold time from DQS	t_{QH}	t_{HP} $-t_{QHS}$	_	t_{HP} $-t_{QHS}$	_	ns	2)3)4)5)	
Data hold skew factor	t_{QHS}	_	+0.50	_	+0.55	ns	TSOPII ²⁾³⁾⁴⁾⁵⁾	
Data hold skew factor	t_{QHS}	_	+0.50		+0.50	ns	TFBGA 2)3)4)5)	
Active to Autoprecharge delay	t_{RAP}	t_{RCD}	_	t_{RCD}	_	ns	2)3)4)5)	
Active to Precharge command	t_{RAS}	40	70E+3	42	70E+3	ns	2)3)4)5)	
Active to Active/Auto-refresh command period	t_{RC}	55	_	60	_	ns	2)3)4)5)	
Active to Read or Write delay	t_{RCD}	15	<u> </u>	18	<u> </u>	ns	2)3)4)5)	
Average Periodic Refresh Interval	t_{REFI}	_	7.8	_	7.8	μS	2)3)4)5)8)	
Precharge command period	t_{RP}	15	<u> </u>	18	<u> </u>	ns	2)3)4)5)	
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	t_{CK}	2)3)4)5)	
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	t_{CK}	2)3)4)5)	
Active bank A to Active bank B command	t_{RRD}	10	_	12	_	ns	2)3)4)5)	
Write preamble	t_{WPRE}	Max. $(0.25 \times t_{CK}, 1.5 \text{ ns})$	_	$0.25 imes t_{ m CK}$	_	ns	2)3)4)5)	
Write preamble setup time	t_{WPRES}	0	_	0	_	ns	2)3)4)5)10)	



Parameter	Symbol	Symbol –5 DDR400B		-6 DDR333		Unit	Note/ Test Condition 1)
		Min.	Max.	Min.	Max.		
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	t_{CK}	2)3)4)5)11)
Write recovery time	t_{WR}	15	_	15	_	ns	2)3)4)5)
Internal write to read command delay	t_{WTR}	2	_	1	_	t _{CK}	2)3)4)5)
Exit self-refresh to non-read command	t _{XSNR}	75	_	75	_	ns	2)3)4)5)
Exit self-refresh to read command	t_{XSRD}	200	_	200	_	t_{CK}	2)3)4)5)

- 1) $0 \, ^{\circ}\text{C} \le T_{\text{A}} \le 70 \, ^{\circ}\text{C}; \ V_{\text{DDQ}} = 2.5 \, \text{V} \pm 0.2 \, \text{V}, \ V_{\text{DD}} = +2.5 \, \text{V} \pm 0.2 \, \text{V} \ (\text{DDR333}); \ V_{\text{DDQ}} = 2.6 \, \text{V} \pm 0.1 \, \text{V}, \ V_{\text{DD}} = +2.6 \, \text{V} \pm 0.1 \, \text{V} \ (\text{DDR400})$
- 2) Input slew rate ≥ 1 V/ns for DDR400, DDR333
- 3) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V_{REF}. CK/CK slew rate are ≥ 1.0 V/ns.
- 4) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is V_{TT} .
- 6) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 7) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate \geq 1.0 V/ns , slow slew rate \geq 0.5 V/ns and < 1 V/ns for command/address and CK & $\overline{\text{CK}}$ slew rate > 1.0 V/ns, measured between $V_{\text{IH(ac)}}$ and $V_{\text{IL(ac)}}$.
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) The specific requirement is that DQS be valid (HIGH,LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW at this time, depending on transition.
- 11) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.



TABLE 23

 $I_{\rm DD}$ Conditions

	Jiiuilions
Parameter	Symbol
Operating Current: one bank; active/ precharge; $t_{RC} = t_{RCMIN}$; $t_{CK} = t_{CKMIN}$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	I_{DD0}
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	I_{DD1}
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{\text{ILMAX}}$; t_{CK} = t_{CKMIN}	I_{DD2P}
Precharge Floating Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$, all banks idle; CKE $\geq V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2F}
Precharge Quiet Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$, all banks idle; $\text{CKE} \geq V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs stable at $\geq V_{\text{IHMIN}}$ or $\leq V_{\text{ILMAX}}$; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2Q}
Active Power-Down Standby Current: one bank active; power-down mode; $CKE \le V_{ILMAX}$; $t_{CK} = t_{CKMIN}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I_{DD3P}
Active Standby Current: one bank active; $\overline{\text{CS}} \ge V_{\text{IHMIN}}$; $\text{CKE} \ge V_{\text{IHMIN}}$; $t_{\text{RC}} = t_{\text{RASMAX}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$; DQ , DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	I_{DD3N}
Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50 % of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$; $I_{\text{OUT}} = 0$ mA	$I_{\rm DD4R}$
Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50 % of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$	I_{DD4W}
Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$, burst refresh	I_{DD5}
Self-Refresh Current: CKE \leq 0.2 V; external clock on; t_{CK} = t_{CKMIN}	I_{DD6}
Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions.	I_{DD7}



TABLE 24

				$I_{ extsf{DD}}$ Specificatio
Symbol	-5	-6	Unit	Note ¹⁾
	DDR400B	DDR333		
I_{DD0}	80	75	mA	×8 ²⁾³⁾
	100	90	mA	×16 ³⁾
I_{DD1}	90	85	mA	×8 ³⁾
	115	105	mA	×16 ³⁾
I_{DD2P}	1.7	1.6	mA	3)
I_{DD2F}	30	25	mA	3)
I_{DD2Q}	19	17	mA	3)
I_{DD3P}	12	11	mA	3)
I_{DD3N}	39	35	mA	×8 ³⁾
	42	37	mA	×16 ³⁾
I_{DD4R}	85	77	mA	×8 ³⁾
	120	105	mA	×16 ³⁾
I_{DD4W}	90	81	mA	×8 ³⁾
	125	110	mA	×16 ³⁾
I_{DD5}	205	185	mA	3)
I_{DD6}	2.8	2.7	mA	4)
	2.5	2.5	mA	Low power
I_{DD7}	260	234	mA	×8 ³⁾
	285	255	mA	×16 ³⁾

¹⁾ Test conditions : $V_{\rm DD}$ = 2.7 V, $T_{\rm A}$ = 10 °C 2) $I_{\rm DD}$ specifications are tested after the device is properly initialized and measured at 200 MHz.


³⁾ Input slew rate = 1 V/ns.

⁴⁾ Enables on-chip refresh and address counters.



5 Package Dimensions

The chapter describes the package types used for this product family.



Notes

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



FIGURE 6 Package Outline P(G)-TFBGA-60 12 11 x 1 = 11 1 0.18 MAX. □ 0.2 0.8 0 0 0 0.8 = 6.42.2 MAX. 10 B 0 0 0 0 0 0 0 0 0 00000 4) 3) // 0.1 C □ 0.1 C $\underline{\emptyset0.46\pm0.05}^{6)}$ 0.31 MIN. 60x ø0.15 M A B C SEATING PLANE Ø0.08 M 1) Dummy Pads without Ball 2) Middle of Packages Edges 3) Package Orientation Mark A1 4) Bad Unit Marking (BUM) 5) Die Sort Fiducial 6) Solder ball diameter refers to post reflow condition. Pre-reflow diameter is 0.45 mm. GPA01005

Notes

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



List of Figures

Figure 1	Chip Configuration PG-TSOPII-66	. 8
Figure 2	Pin Configuration for x8 Organization, PG-TFBGA-60, Top View	12
Figure 3	Pin Configuration for x16 Organization, PG-TFBGA-60, Top View	13
Figure 4	AC Output Load Circuit Diagram / Timing Reference Load	24
Figure 5	Package Outline PG-TSOPII-66	30
Figure 6	Package Outline P(G)-TFBGA-60	31



List of Tables

Table 1	Performance	3
Table 2	Ordering Information for Lead-Free Products (RoHS Compliant)	5
Table 3	Ball Configuration	6
Table 4	Abbreviations for Pin Type	7
Table 5	Abbreviations for Buffer Type	7
Table 6	Ball Configuration	9
Table 7	Abbreviations for Pin Type	11
Table 8	Abbreviations for Buffer Type	11
Table 9	Mode Register Definition	14
Table 10	Burst Definition	15
Table 11	Extended Mode Register	16
Table 12	Truth Table 1a: Commands	16
Table 13	Truth Table 1b: DM Operation	17
Table 14	Truth Table 2: Clock Enable (CKE)	17
Table 15	Truth Table 3: Current State Bank n - Command to Bank n (same bank)	18
Table 16	Truth Table 4: Current State Bank n - Command to Bank m (different bank)	
Table 17	Truth Table 5: Concurrent Auto Precharge	20
Table 18	Absolute Maximum Ratings	21
Table 19	Input and Output Capacitances	22
Table 20	Electrical Characteristics and DC Operating Conditions	23
Table 21	AC Operating Conditions	25
Table 22	AC Timing - Absolute Specifications	25
Table 23	$I_{ extsf{DD}}$ Conditions	
Table 24	$I_{ extsf{DD}}$ Specification	29



Table of Contents

1	Overview	
1.1	Features	3
1.2	Description	4
2	Configuration	6
2.1	Configuration of PG-TSOPII-66	6
2.2	Configuration of PG-TFBGA-60	9
3	Functional Description	14
4	Electrical Characteristics	21
4.1	Operating Conditions	21
4.2	AC Characteristics	24
5	Package Dimensions	30
	List of Figures	32
	List of Tables	33
	Table of Contents	34



Edition 2007-04 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2007. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.