



STB20NE06L

N-CHANNEL 60V - 0.06Ω - 20A D²PAK

STripFET™ POWER MOSFET

TYPE	V _{DSS}	R _{D(on)}	I _D
STB20NE06L	60 V	<0.07 Ω	20 A


- TYPICAL R_{D(on)} = 0.06 Ω
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- LOW GATE CHARGE 100 oC
- LOW THRESHOLD DRIVE
- ADD SUFFIX "T4" FOR ORDERING IN TAPE & REEL

DESCRIPTION

This Power Mosfet is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.


APPLICATIONS

- DC MOTOR CONTROL
- DC-DC & DC-AC CONVERTERS
- SYNCHRONOUS RECTIFICATION



D²PAK
TO-263
(suffix "T4")

INTERNAL SCHEMATIC DIAGRAM



SC07580

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	60	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	60	V
V _{GS}	Gate- source Voltage	±20	V
I _D	Drain Current (continuos) at T _C = 25°C	20	A
I _D	Drain Current (continuos) at T _C = 100°C	14	A
I _{DM(•)}	Drain Current (pulsed)	80	A
P _{tot}	Total Dissipation at T _C = 25°C	70	W
	Derating Factor	0.47	W/°C
dv/dt ⁽¹⁾	Peak Diode Recovery voltage slope	7	V/ns
T _{stg}	Storage Temperature	-60 to 175	°C
T _j	Max. Operating Junction Temperature	175	°C

(•)Pulse width limited by safe operating area.

(1)I_{SD} ≤ 20A, di/dt ≤ 300A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}.

STB20NE06L

THERMAL DATA

$R_{thj-case}$	Thermal Resistance Junction-case	Max	2.14	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	62.5	$^{\circ}\text{C}/\text{W}$
$R_{thc-sink}$	Thermal Resistance Case-sink	Typ	0.5	$^{\circ}\text{C}/\text{W}$
T_j	Maximum Lead Temperature For Soldering Purpose		300	$^{\circ}\text{C}$

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	20	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j = 25^{\circ}\text{C}$, $I_D = I_{AR}$, $V_{DD} = 35\text{ V}$)	100	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}\text{C}$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250\text{ }\mu\text{A}$ $V_{GS} = 0$	60			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}$ $T_C = 125^{\circ}\text{C}$			1 10	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{ V}$			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250\text{ }\mu\text{A}$	1			V
$I_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 5\text{ V}$ $V_{GS} = 10\text{ V}$ $I_D = 10\text{ A}$ $I_D = 10\text{ A}$		0.07 0.06	0.085 0.07	Ω Ω
$I_{D(on)}$	On State Drain Current	$V_{DS} > I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}$ $V_{GS} = 10\text{ V}$	20			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(*)}$	Forward Transconductance	$V_{DS} > I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}$ $I_D = 10\text{ A}$	5	9		S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitances	$V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$ $V_{GS} = 0$		800 125 40		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 30 \text{ V}$ $I_D = 10 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 5 \text{ V}$ (see test circuit, Figure 3)		20 45		ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD}=48\text{V}$ $I_D=20\text{A}$ $V_{GS}=5\text{V}$		14 8 4	20	nC nC nC



SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$ t_r t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 48 \text{ V}$ $I_D = 20 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 5 \text{ V}$ (see test circuit, Figure 5)		10 25 42		ns ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM} (\bullet)$	Source-drain Current Source-drain Current (pulsed)				20 80	A A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 20 \text{ A}$ $V_{GS} = 0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 20 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 30 \text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, Figure 5)		65 130 4		ns nC A

(*)Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.
 (•)Pulse width limited by safe operating area.


Safe Operating Area**Thermal Impedance**

STB20NE06L


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



STB20NE06L

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



D²PAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
© 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
<http://www.st.com>