

L7C108/109

128K x 8 Static RAM (Low Power)

FEATURES

- ☐ 128K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 17 ns maximum
- ☐ Low Power Operation Active: 550 mW typical at 25 ns Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DSCC SMD No. 5962-89598
- Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with Cypress CY7C108/109, IDT71024/71B024, Micron MT5C1008, Motorola MCM6226A/62L26A, Sony CXK581020
- ☐ Package Styles Available:
 - 32-pin Sidebraze, Hermetic DIP
 - 32-pin Plastic SOJ
 - 32-pin Ceramic LCC
 - 32-pin Ceramic SOJ

DESCRIPTION

The L7C108 and L7C109 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 131,072 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. The L7C108 has a single active-low Chip Enable. The L7C109 has two Chip Enables (one active-low). These devices are available in three speeds with maximum access times from 17 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 550 mW (typical) at 25 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C108 and L7C109


consume only 1.5 mW (typical), at 3 V, allowing effective battery backup operation.

The L7C108 and L7C109 provide asynchronous (unclocked) operation with matching access and cycle times. The Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A16. For the L7C108, reading from a designated location is accomplished by presenting an address and driving $\overline{CE1}$ and \overline{OE} LOW while \overline{WE} remains HIGH. For the L7C109, $\overline{CE1}$ and \overline{OE} must be LOW while CE2 and \overline{WE} are HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{CE1}$ or \overline{OE} is HIGH, or CE2 (L7C109) or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{CE1}$ and \overline{WE} inputs are both LOW, and CE2 (L7C109) is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C108 and L7C109 can withstand an injection current of up to 200 mA on any pin without damage.





128K x 8 Static RAM (Low Power)

XIMUM RATINGS Above which useful life may be impaired (Notes 1	, 2)
Storage temperature	65°C to +150°C
Operating ambient temperature	–55°Cto +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
tive Operation, Commercial	0°C to +70°C	4.5 V ≤ V cc ≤ 5.5 V
ctive Operation, Industrial	–40°C to +85°C	4.5 V ≤ V CC ≤ 5.5 V
tive Operation, Military	–55°C to +125°C	4.5 V ≤ V cc ≤ 5.5 V
ata Retention, Commercial	0°C to +70°C	2.0 V≤ V cc ≤ 5.5 V
ata Retention, Industrial	–40°C to +85°C	2.0 V ≤ V cc ≤ 5.5 V
ta Retention, Military	–55°C to +125°C	2.0 V≤ V cc ≤ 5.5 V

			L7	C108/1	09	L7C	108-L/1	09-L	
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V IH	Input High Voltage		2.2		V CC +0.3	2.2		Vcc +0.3	٧
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	GND ≤ VIN ≤ VCC	-10		+10	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20			10	mA
Іссз	Vcc Current, CMOS Standby	(Note 8)		1	3.0			0.9	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Notes 9, 10)		500	1000			300	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, VCC = 5.0 V			5			5	рF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	рF

			ľ	L7 C 108	3/109-	
Symbol	Parameter	Test Condition	25	20	17	Unit
ICC1	Vcc Current, Active	(Note 6)	145	180	210	mA


2





128K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

			L	-7C10	08/109) —	
		2	5	:	20	1	17
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t avav	Read Cycle Time	25		20		17	
t avqv	Address Valid to Output Valid (Notes 13, 14)		25		20		17
t axqx	Address Change to Output Change	3		3		3	
tclqv	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17
t clqz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8
t olqv	Output Enable Low to Output Valid		10		10		9
t olqz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0	
t ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		7		6
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		17
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0	











128K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)						
			L	.7C10	8/109	<u> </u>	
		2	5	2	20	1	7
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t avav	Write Cycle Time	20		20		17	
t CLEW	Chip Enable Low to End of Write Cycle	15		15		13	
t avbw	Address Valid to Beginning of Write Cycle	0		0		0	
t avew	Address Valid to End of Write Cycle	15		15		13	
t EWAX	End of Write Cycle to Address Change	0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		13	
t DVEW	Data Valid to End of Write Cycle	10		9		8	
t EWDX	End of Write Cycle to Data Change	0		0		0	
t wHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0	
t wlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		6





===== 1M Static RAMs

128K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at $-0.6~\rm V$. A current in excess of $100~\rm mA$ is required to reach $-2.0~\rm V$. The device can withstand indefinite operation with inputs as low as $-3~\rm V$ subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE1} = \overline{V}CC$, $CE2 = \overline{G}ND$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., CEi ≤ VIL, CE2 ≥ VIH, WE ≤ VIL. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 \ge \text{VIH}$, $\text{CE}_2 \le \text{VIL}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE1} = V_{CC}$, CE2 = GND. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that **V**CC never drop below 2.0 V. $\overline{\text{CE}}_1$ must be \geq **V**CC 0.2 V or CE2 must be \leq 0.2 V. All other inputs must meet **V**IN \geq **V**CC 0.2 V or **V**IN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}_1$, CE2, and $\overline{\text{WE}}$; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IoH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}_1$ low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}_1}$ and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ active and $\overline{\text{WE}}$ low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE1 and CE2 going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of $\overline{CE2}$ ($\overline{CE1}$ active) or the falling edge of $\overline{CE1}$ ($\overline{CE2}$ active).
- b. Falling edge of \overline{WE} ($\overline{CE1}$, CE2 active).
- c. Transition on any address line ($\overline{\text{CE}}_1$, CE2 active).
- d. Transition on any data line ($\overline{\text{CE}}_1$, CE2, and $\overline{\text{WE}}$ active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}_1}$, CE2, or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









128K x 8 Static RAM (Low Power)

	L7C108 ORDERING INFORMATION	
	32-pin — 0.4" wide	32-pin
	NC	NC
peed	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)
	0°C to +70°C — @mmercial Screening	
5 ns	L7C108DC25*	L7C108WC25*
0 ns 7 ns	L7C108DC20* L7C108DC17*	L7C108WC20* L7C108WC17*
	-40°C to +85°C — @MMERCIAL SCREENING	
5 ns		L7C108WI25*
0 ns 7 ns		L7C108WI20* L7C108WI17*
	-55°C to +125°C — @MMERCIAL SCREENING	
5 ns 0 ns	L7C108DM25 L7C108DM20	
	-55°C to +125°C MIL-STD-883 @MPLIANT	I .
5 ns 0 ns	L7C108DMB25 L7C108DMB20	
he I o	w Power version is specified by adding the "L" suffix after the spe	

===== 1M Static RAMs



128K x 8 Static RAM (Low Power)

32-pin	32-pin
32-pin A3	NC
Ceramic Leadless Chip Carrier	Ceramic SOJ (0.440" wide)
	(Y1)
ed (K10)	
0°C to +70°C — @MMERCIAL SCREENING	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25*	
0°C to +70°C — @MMERCIAL SCREENING	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20*	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING as a	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING as	L7C108YM25
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING as a	L7C108YM25 L7C108YM20
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING as as as as as as L7C108KM25 L7C108KM25 L7C108KM20	
0°C to +70°C — @MMERCIAL SCREENING L7C108KC25* L7C108KC20* L7C108KC17* -40°C to +85°C — @MMERCIAL SCREENING as	



128K x 8 Static RAM (Low Power)

	L7C109 ORDERING INFORMATION	Γ
	32-pin — 0.4" wide	32-pin
	NC	NC
peed	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)
	0°C to +70°C — @MMERCIAL SCREENING	, , ,
5 ns	L7C109DC25*	L7C109WC25*
0 ns 7 ns	L7C109DC20* L7C109DC17*	L7C109WC20* L7C109WC17*
	-40°C to +85°C — @MMERCIAL SCREENING	L
5 ns		L7C109WI25*
0 ns 7 ns		L7C109WI20* L7C109WI17*
	-55°C to +125°C — @mmercial Screening	
5 ns 0 ns	L7C109DM25 L7C109DM20	
	-55°C to +125°C MIL-STD-883 @MPLIANT	I .
5 ns 0 ns	L7C109DMB25 L7C109DMB20	
ho Lo	w Power version is specified by adding the "L" suffix after the spe	

===== 1M Static RAMs



128K x 8 Static RAM (Low Power)

ა	32-pin	32-pin
3	32-pin A3	32-pin NC
	Ceramic Leadless Chip Carrier	One-wis CO I (0 440) wide)
		Ceramic SOJ (0.440" wide)
ed e	(K10)	Ceramic SOJ (0.440" wide) (Y1)
0°	(K10) °C to +70°C — @mmercial Screening	(Y1)
0 °	(K10) °C to +70°C — @mmercial Screening L7C109KC25*	(Y1)
0°	(K10) °C to +70°C — @mmercial Screening	(Y1)
0°	(K10) °C to +70°C — @mmercial Screening L7C109KC25* L7C109KC20*	(Y1)
O°	(K10) °C to +70°C — @mmercial Screening L7C109KC25* L7C109KC20* L7C109KC17*	(Y1)
0° 115 115 115 115 115 115 115 115 115 11	(K10) °C to +70°C — @mmercial Screening L7C109KC25* L7C109KC20* L7C109KC17* 40°C to +85°C — @mmercial Screening	(Y1)
0° as a	(K10) °C to +70°C — @mmercial Screening L7C109KC25* L7C109KC20* L7C109KC17* 40°C to +85°C — @mmercial Screening	L7C109YM25 L7C109YM20
0° 18 18 18 18 18 18 18 18 18 18 18 18 18 1	(K10) °C to +70°C — @MMERCIAL SCREENING L7C109KC25* L7C109KC20* L7C109KC17* 40°C to +85°C — @MMERCIAL SCREENING 55°C to +125°C — @MMERCIAL SCREENING L7C109KM25	L7C109YM25
0° 18 18 18 18 18 18 18 18 18 18 18 18 18 1	(K10) °C to +70°C — @mmercial Screening L7C109KC25* L7C109KC20* L7C109KC17* 40°C to +85°C — @mmercial Screening 55°C to +125°C — @mmercial Screening L7C109KM25 L7C109KM20	L7C109YM25