SONY

CXD2507AQ


CD Digital Signal Processor

Description

The CXD2507AQ is a digital signal processor for CD players and is equipped with the following functions.

Features

- Digital PLL
- EFM frame sync protection
- SEC strategy-based error correction
- Subcode demodulation, CRC checking
- Digital spindle servo
- Servo auto-sequencer
- · Asymmetry compensation circuit
- Digital audio interface output
- 16K RAM
- · Double-speed playback capability
- New microcomputer interface circuit



Absolute Maximum Ratings

VDD	-0.3 to +7.0	V
Vss – AVss	-0.3 to +0.3	V
$V_{DD} - AV_{DD}$	-0.3 to +0.3	V
Vı	-0.3 to +7.0	V
VIN	Vss - 0.3 to $Vdd + 0.3$	V
Vo	-0.3 to +7.0	V
Tstg	-40 to +125	°C
	Vss - AVss Vdd - AVdd VI VIN Vo	Vss - AVss

Recommended Operating Conditions

Supply voltage
 VDD
 4.5 to 5.5V (double-speed playback)

3.5 to 5.5V (normal-speed playback)


3.0 to 5.5V (low power consumption, special playback mode) *

• Operating temperature Topr –20 (min.) 75 (max.) °C


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

^{*} When the internal operation of the LSI is set to double-speed mode and the crystal oscillation frequency is halved, normal-speed playback results.

Pin Configuration



Block Diagram



Pin Description

1 111 De	Scription			
Pin No.	Symbol		I/O	Description
1	FOK	ı		Focus OK input. Used for SENS output and the servo auto sequencer.
2	MON	0	1, 0	Spindle motor on/off control output.
3	MDP	0	1, Z, 0	Spindle motor servo control.
4	MDS	0	1, Z, 0	Spindle motor servo control.
5	LOCK	0	1, 0	GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.
6	TEST	ı		TEST pin. Normally GND.
7	FILO	0	Analog	Master PLL (slave = digital PLL) filter output.
8	FILI	ı		Master PLL filter input.
9	PCO	0	1, Z, 0	Master PLL charge pump output.
10	Vss		_	GND.
11	AVss		_	Analog GND.
12	CLTV	ı		Master VCO control voltage input.
13	AVDD		_	Analog power supply (+5V).
14	RF	ı		EFM signal input.
15	BIAS	ı		Constant current input of asymmetry circuit.
16	ASYI	ı		Asymmetry comparator voltage input.
17	ASYO	0	1, 0	EFM full-swing output (low = Vss, high = VDD).
18	ASYE	ı		Low: asymmetry circuit off; high: asymmetry circuit on.
19	WDCK	0	1, 0	D/A interface. Word clock f = 2Fs.
20	LRCK	0	1, 0	D/A interface. LR clock f = Fs.
21	PCMD	0	1, 0	D/A interface. Serial data (two's complement, MSB first).
22	вск	0	1, 0	D/A interface. Bit clock.
23	GTOP	0	1, 0	GTOP output.
24	XUGF	0	1, 0	XUGF output.
25	XPCK	0	1, 0	XPLCK output.
26	VDD	_	_	Power supply (+5V).
27	GFS	0	1, 0	GFS output.
28	RFCK	0	1, 0	RFCK output.
29	C2PO	0	1, 0	C2PO output.
30	XROF	0	1, 0	XRAOF output.
31	MNT3	0	1, 0	MNT3 output.
32	MNT1	0	1, 0	MNT1 output.
33	MNT0	0	1, 0	MNT0 output.
34	XTAI	Т		16.9344MHz crystal oscillation circuit input, or 33.8688MHz input.
35	XTAO	0	1, 0	16.9344MHz crystal oscillation circuit output.
36	XTSL	ı		Crystal selection input. Set low when the crystal is 16.9344MHz, high when 33.8688MHz.

Pin No.	Symbol		I/O	Description
37	FSTT	0	1, 0	2/3 frequency divider output for Pins 34 and 35.
38	C4M	0	1, 0	4.2336MHz output.
39	DOUT	0	1, 0	Digital Out output.
40	EMPH	0	1, 0	Outputs high signal when the playback disc has emphasis, low signal when no emphasis.
41	WFCK	0	1, 0	WFCK output.
42	Vss	_	_	GND.
43	SCOR	0	1, 0	Outputs high signal when either subcode sync S0 or S1 is detected.
44	SBSO	0	1, 0	Sub P to W serial output.
45	EXCK	I		SBSO readout clock input.
46	SQSO	0	1, 0	SubQ 80-bit serial output.
47	SQCK	I		SQSO readout clock input.
48	MUTE	I		High: mute; low: release
49	SENS	0	1, 0	SENS output to CPU.
50	XRST	I		System reset. Reset when low.
51	DATA	I		Serial data input from CPU.
52	XLAT	I		Latch input from CPU. Serial data is latched at the falling edge.
53	CLOK	I		Serial data transfer clock input from CPU.
54	SEIN	I		Sense input from SSP.
55	CNIN	I		Track jump count signal input.
56	DATO	0	1, 0	Serial data output to SSP.
57	XLTO	0	1, 0	Serial data latch output to SSP. Latched at the falling edge.
58	VDD	_	_	Power supply (+5V).
59	CLKO	0	1, 0	Serial data transfer clock output to SSP.
60	SPOA	I		Microcomputer extended interface (input A).
61	SPOB	I		Microcomputer extended interface (input B).
62	SPOC	I		Microcomputer extended interface (input C).
63	SPOD	I		Microcomputer extended interface (input D).
64	XLON	0	1, 0	Microcomputer extended interface (output).

- Notes) PCMD is two's complement output of MSB first.
 - GTOP is used to monitor the frame sync protection status.
 - XUGF is the negative pulse for the frame sync derived from the EFM signal. It is the signal before sync protection.
 - XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide.
 - GFS goes high when the frame sync and the insertion protection timing match.
 - RFCK is derived from the crystal accuracy. This signal has a cycle of 136µ.
 - C2PO represents the data error status.
 - XRAOF is generated when the 16K RAM exceeds the ±4F jitter margin.

Electrical Characteristics

DC Characteristics

 $(VDD = AVDD = 5.0V \pm 5\%, Vss = AVss = 0V, Topr = -20 to +75°C)$

	Item		Conditions	Min.	Тур.	Max.	Unit	Applicable pins	
Input voltage (1)	High level input voltage	Viн (1)		0.7Vdd			V	*1	
Input vo	Low level input voltage	Vı∟ (1)				0.3Vpd	V		
Input voltage (2)	High level input voltage	VIH (2)	Schmitt input	0.8Vpd			V	*2	
Input vo	Low level input voltage	VIL (2)	Ochimic input			0.2V _{DD}	V		
Output voltage (3) Output voltage (2) Output voltage (1) Input voltage (3)	Input voltage	Vin (3)	Analog input	Vss		VDD	V	*3	
oltage (1)	High level output voltage	Vон (1)	Іон = -4mA	VDD - 0.8		Vdd	V	*4	
Output vo	Low level output voltage	Vol (1)	IoL = 4mA	0		0.4	V		
oltage (2)	High level output voltage	Vон (2)	Iон = −2mA	VDD - 0.8		Vdd	V	*5	
Output vo	Low level output voltage	Vol (2)	IoL = 4mA	0		0.4	V	-	
oltage (3)	High level output voltage	Vон (4)	Iон = −0.28mA	VDD - 0.5		Vdd	V	*6	
Output vc	Low level output voltage		IoL = 0.36mA	0		0.4	V	-	
Inp	ut leak current	ILI	V _I = 0 to 5.25V			±5	μΑ	*1, *2, *3	
	state pin output leak rent	lLO	Vo = 0 to 5.25V			±5	μΑ	*7	

Applicable pins

^{*1} XTSL, DATA, XLAT

^{*2} CLOK, XRST, EXCK, SQCK, MUTE, FOK, SEIN, CNIN, ASYE

^{*3} CLTV, FILI, RF

^{*4} MDP, PCO

^{*5} ASYO, DOUT, FSTT, C4M, C16M, SBSO, SQSO, SCOR, EMPH, MON, LOCK, WDCK, DATO, CLKO, XLTO, SENS, MDS, LRCK, WFCK, PCMD, BCK, GTOP, XUGF, XPCK, GFS, RFCK, XROF, MNT0, MNT1, MNT3

^{*6} FILO

^{*7} MDS, MDP, PCO

AC Characteristics

1) XTAI and VCOI pins


(1) When using self-oscillation (Topr = -20 to +75°C, VDD = $AVDD = 5.0V \pm 5\%$)

Item	Symbol	Min.	Тур.	Max.	Unit
Oscillation frequency	fmax	7		34	MHz

(2) When inputting pulses to XTAI and VCOI

$$(Topr = -20 \text{ to } +75^{\circ}C, VDD = AVDD = 5.0V \pm 5\%)$$

Item	Symbol	Min.	Тур.	Max.	Unit
High level pulse width	t wnx	13		500	ns
Low level pulse width	twLx	13		500	ns
Pulse cycle	t cx	26		1,000	ns
Input high level	Vihx	VDD - 1.0			V
Input low level	VILX			0.8	V
Rise time, fall time	tr, tr			10	ns



(3) When inputting sine waves to XTAI and VCOI pins via a capacitor


 $(Topr = -20 \text{ to } +75^{\circ}C, VDD = AVDD = 5.0V \pm 5\%)$

Item	Symbol	Min.	Тур.	Max.	Unit
Input amplitude	V ₁	2.0		VDD + 0.3	Vp-p

2) CLOK, DATA, XLAT, CNIN, SQCK EXCK pins

 $(VDD = AVDD = 5.0V \pm 5\%, Vss = AVss = 0V, Topr = -20 to +75°C)$

Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fск			0.65	MHz
Clock pulse width	twcĸ	750			ns
Setup time	t su	300			ns
Hold time	tн	300			ns
Delay time	t□	300			ns
Latch pulse width	twL	750			ns
EXCK SQCK frequency	f⊤			0.65*	MHz
EXCK SQCK pulse width	t wT	750*			ns




^{*} In low power consumption and special playback mode, when SL0 = SL1 = 1, the maximum operating frequency for SQCK is 300kHz and the minimum pulse width is 1.5µs.

Description of Functions

1. CPU Interface and Instructions

• CPU interface

This interface uses DATA, CLOK, and XLAT to set the modes. The interface timing chart is shown below.



- Information on each address and the data is provided in Table 1-1.
- The internal registers are initialized by a reset when XRST = 0; the initialization data is shown in Table 1-2. **Note)** When XLAT is low, EXCK and SQCK must be set high.

CD2507 Command Table

	D0					_	I					1		
Data 4	10					7	I							
Dai	D2	1			1	4		1	1				1	1
	D3	-			-	æ		1	1	ı		1	1	
	D0	1			1	16	I	1	1	ı	1	1	1	-
Data 3	D1	-			-	32	ı	1	1	ı	1	1		
Dat	D2					64	I			ı				
	D3	1			1	128	ı	1	1	ı	1	1	1	
	D0	1			1	256	1	0	1	ı				
a 2	10	1			1	512	I	0	1	ı	1		1	
Data 2	D2	-			-	1024		0	1	ı	1		1	
	D3	1			1	2048		0		ı	1			
	D0	AS0	0.02ms	0.05ms	1.45ms	4096	WSEL	0	ATT	0	Gain MDS0	CLVS Gain	СМО	
a 1	D1	AS1	0.05ms	0.09ms	2.9ms		DOUT WSEL	0	Mute	CPUSR	Gain MDS1	ТР	CM1	Use
Data 1	D2	AS2	0.09ms	0.18ms	5.8ms	6816384 8192	MUTE	DSPB	0	SL0	Gain MDP0	В	CM2	Don't I
	D3	AS3	0.18ms 0.09ms 0.05ms 0.02ms	0.36ms 0.18ms 0.09ms 0.05ms	11.6ms 5.8ms	32768	ROP-	0	0	SL1	Gain MDP1	DCLV PWMmod	СМЗ	
	D0	0	+	-	0	-	0	-	0	-	0	-	0	1
ress	D1	0	O	>	1	~	0	0	-	_	0	0	-	1
Address	D2	1	7	-	1	~	0	0	0	0	-	-	_	1
	D3	0	O)	0	0	-	-	-	_	-	-	-	1
Command		Auto sequence	Blind (A, E), Overflow (C)	Brake (B)	KICK (D)	Auto sequence (N) track jump count setting	MODE specification	Function specification	Audio CTRL	Serial bus CTRL	Servo coefficient setting	CLV CTRL	CLV mode	TEST mode
gister ame	ยน	4	Ľ	ר	9	7	∞	တ	⋖	М	ပ	Δ	ш	Ь

Values shown as "0" in the above table must be sent as "0".

Table 1-1

CXD2507 Reset Initialization

		1												
	00					0								
Data 4	10	1				0	1	1						
Dat	D2	1				0								1
	D3					0								
	0	1			1	0	1	1	1	1	1	1	1	ı
a 3	D1	I				0	1	1	ı	I	I	1	I	ı
Data 3	D2	1			1	0	1	1	1	1	1		1	ı
	D3	1			1	0	1	1	1	1	1	1	1	I
	D0	I				_		0	1	1	1		1	I
Data 2	D1					0		0				1		I
Dat	D2					0		0						
	D3	1				0		0						1
	D0	0	7	-	1	0	0	0	-	0	0	0	0	
a 1	D1	0	c	>	1	0	1	0	_	_	_	0	0	Don't Use
Data 1	D2	0	7	-	-	0	0	0	0	0	-	0	0	Don'
	D3	0	c	>	0	0	0	0	0	0	0	0	0	
	D0	0	7	-	0	1	0	_	0	-	0	-	0	1
Address	5	0	c	>	-	1	0	0	~	~	0	0	~	_
Add	D2	1	7	-	1	1	0	0	0	0	-	-	-	1
	D3	0		>	0	0	_	_	_	_	_	_	_	1
Command		Auto sequence	Blind (A, E), Overflow (C)	Brake (B)	KICK (D)	Auto sequencer (N) track jump count setting	MODE specification	Function specification	Audio CTRL	Serial bus CTRL	Servo coefficient setting	CLV CTRL	CLV mode	TEST mode
gister ame	ы Su	4	Ц	ი	9	7	∞	6	∢	М	ပ	۵	ш	ш

Table 1-2

1-1. The meaning of the data for each address is explained below.

\$4X commands

Command	AS3	AS2	AS1	AS0
CANCEL	0	0	0	0
FOCUS-ON	0	1	1	1
1 TRACK JUMP	1	0	0	RXF
10 TRACK JUMP	1	0	1	RXF
2N TRACK JUMP	1	1	0	RXF
N TRACK MOVE	1	1	1	RXF

RXF = 0 FORWARD

RXF = 1 REVERSE

- When the FOCUS-ON command (\$47) is canceled, \$02 is sent and the auto sequence is interrupted.
- When the TRACK JUMP/MOVE commands (\$48 to \$4F) are canceled, \$25 is sent and the auto sequence is interrupted.

\$5X commands

Auto sequence timer setting Setting timers: A, E, C, B

Command	D3	D2	D1	D0
Blind (A, E), Over flow (C)	0.18ms	0.09ms	0.05ms	0.02ms
Brake (B)	0.36ms	0.18ms	0.09ms	0.05ms

Ex.)
$$D2 = D0 = 1$$
, $D3 = D1 = 0$ (Initial reset)

$$A = E = C = 0.11ms$$

B = 0.23 ms

\$6X commands

Auto sequence timer setting

Setting timer: D

Command	D3	D2	D1	D0
KICK (D)	11.6ms	5.8ms	2.9ms	1.45ms

Ex.)
$$D3 = 0$$
, $D2 = D1 = D0 = 1$ (Initial reset)

D = 10.15 ms

\$7X commands

Auto sequence TRACK JUMP/MOVE count setting (N)

Command	Data 1		Data 2			Data 3				Data 4						
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Auto sequence track jump count setting	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20

This command is used to set N when a 2N TRACK JUMP and an N TRACK MOVE are executed for auto sequence.

- The maximum track count is 65,535, but note that with 2N track jumps the maximum track jump count is determined by the mechanical limitations of the optical system.
- The number of track jump is counted according to the signals input from CNIN pin.

\$8X commands

Command	D3	D2	D1	D0
MODE specification	CDROM	DOUT MUTE	DOUT ON-OFF	WSEL

Command bit	C2PO timing	Processing
CDROM = 1	1-3	CDROM mode; average value interpolation and pre-value hold are not performed.
CDROM = 0	1-3	Audio mode; average value interpolation and pre-value hold are performed.

Command bit	Processing	
DOUT MUTE = 1	= 1 Digital out output is muted. (DA output is not muted.)	
DOUT MUTE = 0	When no other mute conditions are set, digital out is not muted.	

Command bit	bit Processing			
DOUT ON-OFF = 1	OFF = 1 Digital out is output from the DOUT pin.			
DOUT ON-OFF = 0 Digital out is not output from the DOUT pin.				

Command bit	Sync protection window width	Application
WSEL = 1	±26 channel clock*	Anti-rolling is enhanced.
WSEL = 0	±6 channel clock	Sync window protection is enhanced.

^{*} In normal-speed playback, channel clock = 4.3218MHz.

\$9X commands

Command		Dat	a 1		Data 2				
Command	D3	D2	D1	D0	D3	D2	D1	D0	
Function specifications	0	DSPB ON-OFF	0	0	0	0	0	0	

Command bit	Processing			
DSPB = 0	Normal-speed playback			
DSPB = 1	SPB = 1 Double-speed playback			

\$AX commands

Command	Data 1					
Command	D3	D2	D1	D0		
Audio CTRL	0	0	Mute	ATT		

Command bit	Meaning
Mute = 0	Mute off if other mute conditions are not set.
Mute = 1	Mute on.

Command bit	Meaning
ATT = 0	Attenuation off.
ATT = 1	-12dB

\$BX commands

Command	D3	D2	D1	D0
Serial bus CTRL	SL1	SL0	CPUSR	0

This command switches the method of interfacing with the CPU. With the CDL500 Series, the number of signal lines between the CPU and the DSP can be reduced in comparison with the CDL40 Series. Also, the error rate can be measured with the CPU.

Comm	and bits	Processing	
SL1	SL0	Fiotessing	
0	0	Same interface mode as the CDL40 Series.	
0	1	SBSO is output from SQSO pin. In other words, subcodes P to W are read out from SQSO. Input the read clock to SQCK.	
1	0	SENS is output from SQSO pin.	
1	1	Each output signal is output from SQSO pin. Input the read clock to SQCK. (See to Timing Chart 1-4.)	

Command bits	Processing	
CPUSR = 1	XLON pin is high.	
CPUSR = 0	XLON pin is low.	

\$CX commands

Command	D3	D2	D1	D0
Servo coefficient setting	Gain MDP1	Gain MDP0	Gain MDS1	Gain MDS0
CLV CTRL (\$DX)				Gain CLVS

• CLVS mode gain setting: GCLVS

Gain MDS1	Gain MDS0	Gain CLVS	GCLVS
0	0	0	-12dB
0	0	1	–6dB
0	1	0	–6dB
0	1	1	0dB
1	0	0	0dB
1	0	1	+6dB

• CLVP mode gain setting: GMDP, GMDS

Gain MDP1	Gain MDP0	GMDP
0	0	–6dB
0	1	0dB
1	0	+6dB

Gain MDS1	Gain MDS0	GMDS
0	0	–6dB
0	1	0dB
1	0	+6dB

\$DX commands

Command	D3	D2	D1	D0
CLV CTRL	DCLV PWM MD	ТВ	TP	CLVS Gain

See the \$CX command.

Command bit Explanation (See Timing Chart 1-5.)	
DCLV PWM MD = 1 CLV PWM mode specified. Both MDS and MDP are used.	
DCLV PWM MD = 0	CLV PWM mode specified. Ternary MDP values are output.

Command bit	Explanation
TB = 0	Bottom hold in CLVS mode at cycle of RFCK/32
TB = 1	Bottom hold in CLVS mode at cycle of RFCK/16
TP = 0	Peak hold in CLVS mode at cycle of RFCK/4
TP = 1	Peak hold in CLVS mode at cycle of RFCK/2

\$EX commands

Command	D3	D2	D1	D0
CLV mode	CM3	CM2	CM1	CM0

СМЗ	CM2	CM1	CM0	Mode	Explanation
0	0	0	0	STOP	See Timing Chart 1-6.
1	0	0	0	KICK	See Timing Chart 1-9.
1	0	1	0	BRAKE	See Timing Chart 1-8.
1	1	1	0	CLVS	
1	1	1	1	CLVP	
0	1	1	0	CLVA	

STOP : Spindle motor stop mode


KICK : Spindle motor forward rotation mode BRAKE : Spindle motor reverse rotation mode

CLVS : Rough servo mode. When RF-PLL circuit lock is disengaged, this mode is used to pull the disc


rotations within the RF-PLL capture range.

CLVP : PLL servo mode.

CLVA : Automatic CLVS/CLVP switching mode. This mode is normally used during playback.




Timing Chart 1-4




No Error	Single error correction	Irretrievable error
0	0	1
0	1	1
	0 0 No Error	0 0 No Error 1 0 Single error correction

C1 correction status	No Error	Single error correction	Irretrievable error
:1F1 C1F2	0	0	1
1F1	0	-	1


Timing Chart 1-5







DCLV PWM MD = 1







Timing Chart 1-6







Timing Chart 1-7







Timing Chart 1-8



1-2. Description of SENS Output

The following signals are output from SENS, depending on the microcomputer serial register value (latching not required).

Microcomputer serial register value (latching not required)	SENS output	Meaning
\$0X, 1X, 2X, 3X	SEIN	SEIN, a signal input to the CXD2507 from the SSP, is output.
\$4X	XBUSY	Low while the auto sequencer is in operation, high when operation terminates.
\$5X	FOK	Outputs the signal input to the FOK pin. Normally, FOK (from RF) is high for "focus OK".
\$6X	SEIN	SEIN, a signal input to CXD2507 from the SSP, is output.
\$AX	GFS	High when the played back frame sync is obtained with the correct timing.
\$EX	OV64	Low when the EFM signal, after passing through the sync detection filter, is lengthened by 64 channel clock pulses or more.
\$7X, 8X, 9X, BX, CX, DX, FX	Low	The SENS pin is fixed low.

Note that the SENS output can be read from the SQSO pin when SL1=1 and SL0=0. (See the \$BX commands.)

2. Subcode Interface

This section explains the subcode interface.

There are two methods for reading out a subcode externally. The 8-bit subcodes P to W can be read from SBSO by inputting EXCK to the CXD2507.

Sub Q can be read out after the CRC check of the 80 bits of information in the subcode frame. This accomplished, after checking SCOR and CRCF, by inputting 80 clock pulses to SQCK and reading data from SQSO pin.

2-1. P to W Subcode Read


Data can be read out by inputting EXCK immediately after WFCK falls. (See Fig. 2-1.)
Also, SBSO can be read out from SQSO pin when SL1 = 0 and SL0 = 1. (See the \$BX commands.)

2-2. 80-bit Sub Q Read


Fig. 2-2 shows the peripheral block of the 80-bit Sub Q register.


- First, Sub Q, regenerated at one bit per frame, is input to the 80-bit serial/parallel register and the CRC check circuit
- 96-bit Sub Q is input, and if the CRC is OK, it is output to SQSO with CRCF = 1. In addition, the 80 bits are loaded into the parallel/serial register.
 - When SQSO goes high 400µs or more later (monostable multivibrator time constant) after the subcode is read out, the CPU determines that new data (which passed the CRC check) has been loaded.
- In the CXD2507, when 80-bit data is loaded, the order of the MSB and LSB is inverted for each byte. As a result, although the sequence of bytes is the same, the bits within the bytes are now ordered LSB first.
- Once the fact that the 80-bit data has been loaded is confirmed, SQCK is input so that the data can be read. In the CXD2507, the SQCK input is detected, and the retriggerable monostable multivibrator for low is reset.
- The retriggerable monostable multivibrator has a time constant from 270 to 400µs. When the duration of SQCK is high is less than this time constant, the monostable multivibrator is kept reset; during this interval, the S/P register is not loaded into the P/S register.
- While the monostable multivibrator is being reset, data can not be loaded in the 80-bit parallel/serial register.
 In other words, while reading out with a clock cycle shorter than the monostable multivibrator time constant, the register will not be rewritten by CRCOK and others.
- Fig. 2-3 shows Timing Chart.
- Although a clock is input from SQCK pin to actually perform these operations, the high and low intervals for this clock should be between 750ns and 120µs.

Timing Chart 2-1



Subcode P.Q.R.S.T.U.V.W Read Timing





3. Description of Other Functions

3-1. Channel Clock Regeneration by Digital PLL Circuit

• The channel clock is necessary for demodulating the EFM signal regenerated by the optical system. Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T, that is channel clock, is required.


In an actual player, the fluctuation in the spindle rotation alters the width of the EFM signal pulses, making a PLL necessary for regenerating channel clock.

The block diagram of this PLL is shown in Fig. 3-1.

The CXD2507 has a built-in two-stage PLL as shown in the diagram.

- The first-stage PLL generates a high-frequency clock needed by the second-stage digital PLL.
- The second-stage PLL is a digital PLL that regenerates actual channel clock, and has a ±250kHz (normal state) or more capture range.

Block Diagram 3-1



3-2. Frame Sync Protection

• In a CD player operating at normal speed, a frame sync is recorded approximately every 136µs (7.35kHz). This signal is used as a reference to know which data is the data within a frame.

Conversely, if the frame sync can not be recognized, the data is processed as error data because it can not be recognized what the data is. As a result, recognizing the frame sync properly is extremely important for improving playability.

• There are two window widths: one for cases where a rotational disturbance affects the player and the other for cases where there is no rotational disturbance (WSEL = 0/1). In addition, the forward protection counter is fixed to 13, and the backward protection counter is fixed to 3. In other words, when the frame sync is being played back normally and then can not be detected due to scratches, a maximum of 13 frames are inserted. If frame sync can not be detected for 13 frames or more, the window is released and the frame sync is resynchronized.

In addition, immediately after the window is released and resynchronization is executed, if a proper frame sync can not be detected within 3 frames, the window is released immediately.

3-3. Error Correction

• In the CD format, one 8-bit data contains two error correction codes, C1 and C2. For C1 correction, the code is created with 28-byte information and 4-byte C1 parity.

For C2 correction, the code is created with 24-byte information and 4-byte parity.


Both C1 and C2 are Reed-Solomon codes with a minimum distance 5.

- The CXD2507 SEC strategy provides excellent playability through powerful frame sync protection and C1 and C2 error corrections.
- The correction status can be monitored outside the LSI.
 See Table 3-2.
- When the C2 pointer is high, the data in question was uncorrectable. Either the pre-value was held for that data, or an average value interpolation was made.

MNT3	MNT1	MNT0	Description
0	0	0	No C1 errors
0	0	1	One C1 errors corrected
0	1	1	C1 correction impossible
1	0	0	No C2 errors
1	0	1	One C2 errors corrected
1	1	0	C2 correction impossible

Table 3-2

Timing Chart 3-3




3-4. DA Interface

• The CXD2507 DA interface is as described below.

This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel.






3-5. Digital Out

There are three digital out formats: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software.

The CXD2507 supports type 2 form 1.

Sub Q data which are matched twice in succession after a CRC check are input to the first four bits (bit 0 to 3) of channel status.



- Sub Q control bits that matched twice with CRCOK

Table 3-5

3-6. Servo Auto Sequencer

This function performs a series of controls, including auto focus and track jumps. When the auto sequence command is received from the CPU, auto focus, 1 track jump, 2N track jumps, and N track move are executed automatically.

SSP (servo signal processor LSI) is used in an exclusive manner during the auto sequence execution (when XBUSY = low), so that commands from the CPU are not transferred to the SSP, but they can be sent to the CXD2507.

Connect the CPU, RF and SSP as shown in Fig. 3-6.


When CLOK goes from low to high while XBUSY is low, XBUSY does not become high for a maximum of 100µs after that point. This is designed to prevent the transfer of erroneous data to the SSP when XBUSY changes from low to high by the monostable multivibrator, which is reset by CLOK being low (when XBUSY is low).

(a) Auto Focus (\$47)

Focus search up is performed, FOK and FZC are checked, and the focus servo is turned on.

If \$47 is received from the CPU, the focus servo is turned on according to Figure. 3-7. The auto focus is executed after focus search up, and the pickup should be lowered beforehand (focus search down). In addition, blind E of register 5 is used to eliminate FZC chattering. In other words, the focus servo is turned on at the falling edge of FZC after FZC has been continuously high for a longer time than E.

Connection diagram for using auto sequencer (example)






Fig. 3-7-(a). Auto Focus Flow Chart




Fig. 3-7-(b). Auto Focus Timing Chart

(b) Track Jump

1, 10, and 2N-track jumps are performed respectively. Always use this when focus, tracking, and the sled servo are on. Note that tracking gain up and braking on (\$17) should be sent beforehand because they are not performed.

1-track jump

When \$48 (\$49 for REV) is received from the CPU, an FWD (REV) 1-track jump is performed in accordance with Fig. 3-8. Set blind A and brake B with register 5.

10-track jump

When \$4A (\$4B for REV) is received from the CPU, an FWD (REV) 10-track jump is performed in accordance with Fig. 3-9. The principal difference between the 10-track jump and the 1-track jump is whether to kick the sled or not. In addition, after kicking the actuator, 5 tracks have been counted through CNIN, and the brake is applied to the actuator. Then, the actuator speed is found to have slowed up enough (determined by the CNIN cycle becoming longer than the overflow C set in register 5), and the tracking and sled servos are turned on.

2N-track jump

When \$4C (\$4D for REV) is received from the CPU, an FWD (REV) 2N-track jump is performed in accordance with Fig. 3-10. The track jump count "N" is set in register 7. Although N can be set to 2¹⁶ tracks, note that the setting is actually limited by the actuator. CNIN is used for counting the number of jumps. Although the 2N-track jump basically follows the same sequence as the 10-track jump, the one difference is that after the tracking servo is turned on, the sled continues to move only for "D", set in register 6.

N-track move

When \$4E (\$4F for REV) is received from the CPU, an FWD (REV) N-track move is performed in accordance with Fig. 3-11. N can be set to a maximum of 2¹⁶ tracks. CNIN is used for counting the number of jumps. This N-track move uses a method in which only the sled is moved, and is suited for moves over thousands of tracks.




Fig. 3-8-(a). 1-Track Jump Flow Chart




Fig. 3-8-(b). 1-Track Jump Timing Chart




Fig. 3-9-(a). 10-Track Jump Flow Chart




Fig. 3-9-(b). 10-Track Jump Timing Chart




Fig. 3-10-(a). 2N-Track Jump Flow Chart




Fig. 3-10-(b). 2N-Track Jump Timing Chart




Fig. 3-11-(a). N-Track Move Flow Chart




Fig. 3-11-(b). N-Track Move Timing Chart

3-7. Digital CLV

Fig. 3-12 shows the Block Diagram. Digital CLV makes PWM output in CLVS and CLVP with the MDS error and MDP error signal sampling frequency increased to 130kHz during normal speed operation. In addition, the digital spindle servo can set the gain.




Fig. 3-12. Block Diagram

3-8. Asymmetry Compensation

Fig. 3-13 shows the Block Diagram and Circuit Example.





Fig. 3-13. Example of Asymmetry Correction Application Circuit

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm


64PIN QFP(PLASTIC)



SONY CODE QFP-64P-L01 EIAJ CODE *QFP064-P-1420 JEDEC CODE

PACKAGE STRUCTURE		
PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER/PALLADIUM PLATING	
LEAD MATERIAL	COPPER /42 ALLOY	
PACKAGE WEIGHT	1.5g	

64PIN QFP (PLASTIC)



SONY CODE QFP-64P-L121 EIAJ CODE *QFP064-P-1420-AX JEDEC CODE *QFP064-P-1420-AX

THORNOL OTHOGRAL		
PACKAGE MATERIAL	EPOXY RESIN	
LEAD TREATMENT	SOLDER PLATING	
LEAD MATERIAL	42 ALLOY	
PACKAGE WEIGHT	1.5g	