

| HIGH PERFORMANCE | 35 | 40 | 45 | 50 |
|--|-----------|-----------|-----------|-----------|
| Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC}) | 35 ns | 40 ns | 45 ns | 50 ns |
| Max. Column Address Access Time, (t_{CAA}) | 18 ns | 20 ns | 22 ns | 24 ns |
| Min. Extended Data Out Page Mode Cycle Time, (t_{PC}) | 14 ns | 15 ns | 17 ns | 19 ns |
| Min. Read/Write Cycle Time, (t_{RC}) | 70 ns | 75 ns | 80 ns | 90 ns |

Features

- 256K x 8-bit organization
- EDO Page Mode for a sustained data rate of 71 MHz
- $\overline{\text{RAS}}$ access time: 35, 40, 45, 50 ns
- Low power dissipation
- Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh capability
- Refresh Interval: 512 cycles/8 ms
- Available in 24 pin 300 mil Plastic DIP, 26/24 pin 300 mil SOJ and 28-pin 300 mil TSOP-I packages
- Single $5\text{V} \pm 10\%$ Power Supply
- TTL Interface

Description

The V53C8258H is a high speed 262,144 x 8 bit CMOS dynamic random access memory. The V53C8258H offers a combination of features: Page Mode with Extended Data Output for high data bandwidth, and Low CMOS standby current.


All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Page Mode with Extended Data Output operation allows random access of up to 512 (x8) bits within a row with cycle times as fast as 14 ns. Because of static circuitry, the $\overline{\text{CAS}}$ clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements. The V53C8258H is ideally suited for graphics, digital signal processing and high-performance computing systems.

Device Usage Chart

| Operating Temperature Range | Package Outline | | | Access Time (ns) | | | | Power | Temperature Mark |
|-----------------------------|-----------------|---|---|------------------|----|----|----|-------|------------------|
| | P | K | T | 35 | 40 | 45 | 50 | Std. | |
| 0°C to 70 °C | • | • | • | • | • | • | • | • | Blank |


V 5 3 C 8 2 5 8 H

| Description | Pkg. | Pin Count |
|-------------|------|-----------|
| Plastic DIP | P | 24 |
| SOJ | K | 26/24 |
| TSOP-I | T | 28 |




8258H-01

**26/24 Lead SOJ
PIN CONFIGURATION
Top View**



8258H-02

**24 Lead Plastic DIP
PIN CONFIGURATION
Top View**



8258H-03

**28 Lead TSOP-I
PIN CONFIGURATION
Top View**



8258H-04

Pin Names

| | |
|------------------------------------|-----------------------|
| A ₀ -A ₈ | Address Inputs |
| $\overline{\text{RAS}}$ | Row Address Strobe |
| $\overline{\text{CAS}}$ | Column Address Strobe |
| WE | Write Enable |
| $\overline{\text{OE}}$ | Output Enable |
| I/O ₁ -I/O ₈ | Data Input, Output |
| V _{CC} | +5V Supply |
| V _{SS} | 0V Supply |
| NC | No Connect |

Absolute Maximum Ratings*

Ambient Temperature

Under Bias -10°C to +80°C
 Storage Temperature (plastic) ... -55°C to +125°C
 Voltage Relative to V_{SS} -1.0 V to +7.0 V
 Data Output Current 50 mA
 Power Dissipation 1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

T_A = 25°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V

| Symbol | Parameter | Typ. | Max. | Unit |
|------------------|---|------|------|------|
| C _{IN1} | Address Input | 3 | 4 | pF |
| C _{IN2} | $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{OE}}$, WE | 4 | 5 | pF |
| C _{OUT} | Data Input/Output | 5 | 7 | pF |

* Note: Capacitance is sampled and not 100% tested

Block Diagram



8258H-05

DC and Operating Characteristics (1-2)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, unless otherwise specified.

| Symbol | Parameter | Access Time | V53C8258H | | | Unit | Test Conditions | Notes |
|-----------|---|-------------|-----------|------|--------------|---------------|--|-------|
| | | | Min. | Typ. | Max.. | | | |
| I_{LI} | Input Leakage Current (any input pin) | | -10 | | 10 | μA | $V_{SS} \leq V_{IN} \leq V_{CC}$ | |
| I_{LO} | Output Leakage Current (for High-Z State) | | -10 | | 10 | μA | $V_{SS} \leq V_{OUT} \leq V_{CC}$ $\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} | |
| I_{CC1} | V_{CC} Supply Current, Operating | 35 | | | 160 | mA | $t_{RC} = t_{RC}(\text{min.})$ | 1, 2 |
| | | 40 | | | 150 | | | |
| | | 45 | | | 145 | | | |
| | | 50 | | | 135 | | | |
| I_{CC2} | V_{CC} Supply Current, TTL Standby | | | | 2 | mA | $\overline{\text{RAS}}, \overline{\text{CAS}}$ at V_{IH} other inputs $\geq V_{SS}$ | |
| I_{CC3} | V_{CC} Supply Current, $\overline{\text{RAS}}$ -Only Refresh | 35 | | | 160 | mA | $t_{RC} = t_{RC}(\text{min.})$ | 2 |
| | | 40 | | | 150 | | | |
| | | 45 | | | 145 | | | |
| | | 50 | | | 135 | | | |
| I_{CC4} | V_{CC} Supply Current, EDO Page Mode Operation | 35 | | | 95 | mA | Minimum cycle | 1, 2 |
| | | 40 | | | 90 | | | |
| | | 45 | | | 85 | | | |
| | | 50 | | | 80 | | | |
| I_{CC5} | V_{CC} Supply Current, Standby, Output Enabled | | | | 2.0 | mA | $\overline{\text{RAS}} = V_{IH}, \overline{\text{CAS}} = V_{IL}$ other inputs $\geq V_{SS}$ | 1 |
| I_{CC6} | V_{CC} Supply Current, CMOS Standby | | | | 1.0 | mA | $\overline{\text{RAS}} \geq V_{CC} - 0.2\text{ V},$ $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V},$ All other inputs $\geq V_{SS}$ | |
| V_{IL} | Input Low Voltage | | -1 | | 0.8 | V | | 3 |
| V_{IH} | Input High Voltage | | 2.0 | | $V_{CC} + 1$ | V | | 3 |
| V_{OL} | Output Low Voltage | | | | 0.4 | V | $I_{OL} = 4.2\text{ mA}$ | |
| V_{OH} | Output High Voltage | | 2.4 | | | V | $I_{OH} = -5\text{ mA}$ | |

AC Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise noted
 AC Test conditions, input pulse levels 0 to 3V

| # | JEDEC Symbol | Symbol | Parameter | 35 | | 40 | | 45 | | 50 | | Unit | Notes |
|----|-----------------|--------------|---|------|------|------|------|------|------|------|------|------|----------|
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| 1 | t_{RL1RH1} | t_{RAS} | \overline{RAS} Pulse Width | 35 | 75K | 40 | 75K | 45 | 75K | 50 | 75K | ns | |
| 2 | t_{RL2RL2} | t_{RC} | Read or Write Cycle Time | 70 | | 75 | | 80 | | 90 | | ns | |
| 3 | t_{RH2RL2} | t_{RP} | \overline{RAS} Precharge Time | 25 | | 25 | | 25 | | 30 | | ns | |
| 4 | t_{RL1CH1} | t_{CSH} | \overline{CAS} Hold Time | 35 | | 40 | | 45 | | 50 | | ns | |
| 5 | t_{CL1CH1} | t_{CAS} | \overline{CAS} Pulse Width | 7 | | 8 | | 9 | | 9 | | ns | |
| 6 | t_{RL1CL1} | t_{RCD} | \overline{RAS} to \overline{CAS} Delay | 16 | 23 | 17 | 28 | 18 | 32 | 19 | 36 | ns | |
| 7 | t_{WH2CL2} | t_{RCS} | Read Command Setup Time | 0 | | 0 | | 0 | | 0 | | ns | 4 |
| 8 | t_{AVRL2} | t_{ASR} | Row Address Setup Time | 0 | | 0 | | 0 | | 0 | | ns | |
| 9 | t_{RL1AX} | t_{RAH} | Row Address Hold Time | 6 | | 7 | | 8 | | 9 | | ns | |
| 10 | t_{AVCL2} | t_{ASC} | Column Address Setup Time | 0 | | 0 | | 0 | | 0 | | ns | |
| 11 | t_{CL1AX} | t_{CAH} | Column Address Hold Time | 4 | | 5 | | 6 | | 7 | | ns | |
| 12 | $t_{CL1RH1(R)}$ | $t_{RSH(R)}$ | \overline{RAS} Hold Time (Read Cycle) | 12 | | 12 | | 13 | | 14 | | ns | |
| 13 | t_{CH2RL2} | t_{CRP} | \overline{CAS} to \overline{RAS} Precharge Time | 5 | | 5 | | 5 | | 5 | | ns | |
| 14 | t_{CH2WX} | t_{RCH} | Read Command Hold Time Referenced to \overline{CAS} | 0 | | 0 | | 0 | | 0 | | ns | 5 |
| 15 | t_{RH2WX} | t_{RRH} | Read Command Hold Time Referenced to \overline{RAS} | 0 | | 0 | | 0 | | 0 | | ns | 5 |
| 16 | $t_{OEL1RH2}$ | t_{ROH} | \overline{RAS} Hold Time Referenced to \overline{OE} | 8 | | 8 | | 9 | | 10 | | ns | |
| 17 | t_{GL1QV} | t_{OAC} | Access Time from \overline{OE} | | 12 | | 12 | | 13 | | 14 | ns | |
| 18 | t_{CL1QV} | t_{CAC} | Access Time from \overline{CAS} (EDO) | | 12 | | 12 | | 13 | | 14 | ns | 6, 7 |
| 19 | t_{RL1QV} | t_{RAC} | Access Time from \overline{RAS} | | 35 | | 40 | | 45 | | 50 | ns | 6, 8, 9 |
| 20 | t_{AVQV} | t_{CAA} | Access Time from Column Address | | 18 | | 20 | | 22 | | 24 | ns | 6, 7, 10 |
| 21 | t_{CL1QX} | t_{LZ} | \overline{CAS} to Low-Z Output | 0 | | 0 | | 0 | | 0 | | ns | 16 |
| 22 | t_{CH2QZ} | t_{HZ} | Output buffer turn-off delay time | 0 | 6 | 0 | 6 | 0 | 7 | 0 | 8 | ns | 16 |
| 23 | t_{RL1AX} | t_{AR} | Column Address Hold Time from \overline{RAS} | 28 | | 30 | | 35 | | 40 | | ns | |
| 24 | t_{RL1AV} | t_{RAD} | \overline{RAS} to Column Address Delay Time | 11 | 17 | 12 | 20 | 13 | 23 | 14 | 26 | ns | 11 |
| 25 | $t_{CL1RH1(W)}$ | $t_{RSH(W)}$ | \overline{RAS} or \overline{CAS} Hold Time in Write Cycle | 12 | | 12 | | 13 | | 14 | | ns | |
| 26 | t_{WL1CH1} | t_{CWL} | Write Command to \overline{CAS} Lead Time | 12 | | 12 | | 13 | | 14 | | ns | |

AC Characteristics (Cont'd)

| # | JEDEC Symbol | Symbol | Parameter | 35 | | 40 | | 45 | | 50 | | Unit | Notes |
|----|---------------------------|------------------|---|------|------|------|------|------|------|------|------|------|--------|
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| 27 | t _{WL1CL2} | t _{WCS} | Write Command Setup Time | 0 | | 0 | | 0 | | 0 | | ns | 12, 13 |
| 28 | t _{CL1WH1} | t _{WCH} | Write Command Hold Time | 5 | | 5 | | 6 | | 7 | | ns | |
| 29 | t _{WL1WH1} | t _{WP} | Write Pulse Width | 5 | | 5 | | 6 | | 7 | | ns | |
| 30 | t _{RL1WH1} | t _{WCR} | Write Command Hold Time from $\overline{\text{RAS}}$ | 28 | | 30 | | 35 | | 40 | | ns | |
| 31 | t _{WL1RH1} | t _{RWL} | Write Command to $\overline{\text{RAS}}$ Lead Time | 12 | | 12 | | 13 | | 14 | | ns | |
| 32 | t _{DVWL2} | t _{DS} | Data in Setup Time | 0 | | 0 | | 0 | | 0 | | ns | 14 |
| 33 | t _{WL1DX} | t _{DH} | Data in Hold Time | 4 | | 5 | | 6 | | 7 | | ns | 14 |
| 34 | t _{WL1GL2} | t _{WOH} | Write to $\overline{\text{OE}}$ Hold Time | 5 | | 6 | | 7 | | 8 | | ns | 14 |
| 35 | t _{GH2DX} | t _{OED} | $\overline{\text{OE}}$ to Data Delay Time | 5 | | 6 | | 7 | | 8 | | ns | 14 |
| 36 | t _{RL2RL2 (RMW)} | t _{RWC} | Read-Modify-Write Cycle Time | 105 | | 110 | | 115 | | 130 | | ns | |
| 37 | t _{RL1RH1 (RMW)} | t _{RRW} | Read-Modify-Write Cycle $\overline{\text{RAS}}$ Pulse Width | 70 | | 75 | | 80 | | 87 | | ns | |
| 38 | t _{CL1WL2} | t _{CWD} | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay | 28 | | 30 | | 32 | | 34 | | ns | 12 |
| 39 | t _{RL1WL2} | t _{RWD} | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay in Read-Modify-Write Cycle | 54 | | 58 | | 62 | | 68 | | ns | 12 |
| 40 | t _{CL1CH1} | t _{CRW} | $\overline{\text{CAS}}$ Pulse Width (RMW) | 46 | | 48 | | 50 | | 52 | | ns | |
| 41 | t _{AVWL2} | t _{AWD} | Col. Address to $\overline{\text{WE}}$ Delay | 35 | | 38 | | 41 | | 42 | | ns | 12 |
| 42 | t _{CL2CL2} | t _{PC} | EDO Page Mode Read or Write Cycle Time | 14 | | 15 | | 17 | | 19 | | ns | |
| 43 | t _{CH2CL2} | t _{CP} | $\overline{\text{CAS}}$ Precharge Time | 4 | | 5 | | 6 | | 7 | | ns | |
| 44 | t _{AVRH1} | t _{CAR} | Column Address to $\overline{\text{RAS}}$ Setup Time | 18 | | 20 | | 22 | | 24 | | ns | |
| 45 | t _{CH2QV} | t _{CAP} | Access Time from Column Precharge | | 20 | | 22 | | 24 | | 27 | ns | 7 |
| 46 | t _{RL1DX} | t _{DHR} | Data in Hold Time Referenced to $\overline{\text{RAS}}$ | 28 | | 30 | | 35 | | 40 | | ns | |
| 47 | t _{CL1RL2} | t _{CSR} | $\overline{\text{CAS}}$ Setup Time $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh | 10 | | 10 | | 10 | | 10 | | ns | |
| 48 | t _{RH2CL2} | t _{RPC} | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time | 0 | | 0 | | 0 | | 0 | | ns | |
| 49 | t _{RL1CH1} | t _{CHR} | $\overline{\text{CAS}}$ Hold Time $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh | 8 | | 8 | | 10 | | 12 | | ns | |
| 50 | t _{CL2CL2 (RMW)} | t _{PCM} | EDO Page Mode Read-Modify-Write Cycle Time | 58 | | 60 | | 65 | | 70 | | ns | |


AC Characteristics (Cont'd)

| # | JEDEC Symbol | Symbol | Parameter | 35 | | 40 | | 45 | | 50 | | Unit | Notes |
|----|----------------|------------------|---|------|------|------|------|------|------|------|------|------|-------|
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| 57 | t _T | t _T | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 50 | ns | 15 |
| 58 | | t _{REF} | Refresh Interval (512 Cycles) | | 8 | | 8 | | 8 | | 8 | ms | |
| 59 | | t _{COH} | Output Hold After $\overline{\text{CAS}}$ Low | 5 | | 5 | | 5 | | 5 | | ns | |


Notes:

1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in EDO Page Mode.
3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) $\geq V_{SS}$ and V_{IH} (max.) $\leq V_{CC}$.
4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC} .
5. Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL input and 50 pF.
7. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
8. Assumes that $t_{RAD} \leq t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
9. Assumes that $t_{RCD} \leq t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
10. Assumes that $t_{RAD} \geq t_{RAD}$ (max.).
11. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC} .
12. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
14. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 3$ ns .
16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
17. An initial 200 μ s pause and 8 \overline{RAS} -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

Waveforms of Read Cycle




Waveforms of Early Write Cycle




⊗ Don't Care ▨ Undefined

Waveforms of \overline{OE} -Controlled Write Cycle



2736 07


Waveforms of Read-Modify-Write Cycle




2736 08

⊗ Don't Care ▨ Undefined

Waveforms of EDO Page Mode Read Cycle




Waveforms of EDO Page Mode Write Cycle




⊗ Don't Care ▨ Undefined

Waveforms of EDO Page Mode Read-Write Cycle




Waveforms of $\overline{\text{RAS}}$ -Only Refresh Cycle



NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ = Don't care


Don't Care Undefined

Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle



2736 13

Waveforms of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle




2736 14


NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$, A_0 - A_8 = Don't care

Don't Care Undefined

Waveforms of Hidden Refresh Cycle (Read)



Waveforms of Hidden Refresh Cycle (Write)



Don't Care Undefined

Functional Description

The V53C8258H is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C8258H reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe ($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address rather than the precise time that the $\overline{\text{CAS}}$ edge occurs, the delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time $t_{\text{RP}}/t_{\text{CP}}$ has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable ($\overline{\text{WE}}$) signal High during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The Write Cycle can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending on whether $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ falls later. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. In the $\overline{\text{CAS}}$ -

controlled Write Cycle, when the leading edge of $\overline{\text{WE}}$ occurs prior to the $\overline{\text{CAS}}$ low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled Write Cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

Extended Data Output Page Mode

EDO Page operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text{RAS}}$ low while performing successive $\overline{\text{CAS}}$ cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while $\overline{\text{CAS}}$ is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_{T} from the critical timing path. $\overline{\text{CAS}}$ latches the address into the column address buffer. During EDO operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of $\overline{\text{CAS}}$, the access time is referenced to the $\overline{\text{CAS}}$ rising edge and is specified by t_{CAP} . If the column address is valid after the rising $\overline{\text{CAS}}$ edge, access is timed from the occurrence of a valid address and is specified by t_{CAA} . In both cases, the falling edge of $\overline{\text{CAS}}$ latches the address and enables the output.

EDO provides a sustained data rate of 71 MHz for applications that require high bandwidth such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{512}{t_{\text{RC}} + 511 \times t_{\text{PC}}}$$

Data Output Operation

The V53C8258H Input/Output is controlled by \overline{OE} , \overline{CAS} , \overline{WE} and \overline{RAS} . A \overline{RAS} low transition enables the transfer of data to and from the selected row address in the Memory Array. A \overline{RAS} high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a \overline{RAS} low transition, a \overline{CAS} low transition or \overline{CAS} low level enables the internal I/O path. A \overline{CAS} high transition or a \overline{CAS} high level disables the I/O path and the output driver if it is enabled. A \overline{CAS} low transition while \overline{RAS} is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding \overline{OE} high. The \overline{OE} signal has no effect on any data stored in the output latches. A \overline{WE} low level can also disable the output drivers when \overline{CAS} is low. During a Write cycle, if \overline{WE} goes low at a time in relationship to \overline{CAS} that would normally cause the outputs to be active, it is necessary to use \overline{OE} to disable the output drivers prior to the \overline{WE} low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a \overline{RAS} clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).


During Power-On, the V_{CC} current requirement of the V53C8258H is dependent on the input levels of \overline{RAS} and \overline{CAS} . If \overline{RAS} is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. V53C8258H Data Output Operation for Various Cycle Types

| Cycle Type | I/O State |
|--|--|
| Read Cycles | Data from Addressed Memory Cell |
| \overline{CAS} -Controlled Write Cycle (Early Write) | High-Z |
| \overline{WE} -Controlled Write Cycle (Late Write) | \overline{OE} Controlled. High \overline{OE} = High-Z I/Os |
| Read-Modify-Write Cycles | Data from Addressed Memory Cell |
| EDO Read Cycle | Data from Addressed Memory Cell |
| EDO Write Cycle (Early Write) | High-Z |
| EDO Read-Modify-Write Cycle | Data from Addressed Memory Cell |
| \overline{RAS} -only Refresh | High-Z |
| \overline{CAS} -before- \overline{RAS} Refresh Cycle | Data remains as in previous cycle |
| \overline{CAS} -only Cycles | High-Z |


Package Outlines

24-pin 300 mil PDIP



2736 19


26/24-pin 300 mil SOJ



2736 20

28-pin TSOP-I

Units in inches



© Copyright 1997, Mosel-Vitellic Corporation

2/97
Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.