

Features

- 64K x 18 Organization
- 0.5μ CMOS Technology
- Synchronous Burst Mode of Operation Compatible with i486TM and PentiumTM Processors
- Supports Pentium[™] Processor Address Pipelining
- · Common I/O and Registered Outputs
- Single +3.3V ± 5% Power Supply and Ground
- LVTTL I/O Compatible
- Fast OE times: 4, 5ns

- Registered Addresses, Data Ins, Control signals, and Outputs
- · Asynchronous Output Enable
- Self-Timed Write Operation and Byte Write Capability
- Low Power Dissipation
 - 1.3 W Active at 100MHz
 - 90 mW Standby
- 100 Pin Thin Quad Flat Pack Package
- 5V Tolerant I/O


Description

IBM Microelectronics 1M SRAM is a Synchronous Burstable Pipelined, high performance CMOS Static RAM that is versatile, wide I/O, and achieves 4 nsec access. A single clock is used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of the Clock, all Addresses, Data Ins and Control Signals are registered internally. Burst mode operation, compatible with the i486™ and Pentium™ Processor's sequence, is accomplished by integrating input registers, internal 2-bit burst counter and high speed SRAM in a single chip. Burst reads are initiated with either ADSP or ADSC being LOW with a valid address during the rising edge of clock. Data from this address plus the three subsequent addresses will be output. The chip is operated with a single +3.3 V power supply and is compatible with LVTTL I/O interfaces.

50H5206 SA14-4665-01 Revised 3/96



X18 TQFP Pin Array Layout



Pin Description

A0-A15	Address input	ADSP	Address Status Processor
DQa - DQb	Data Input/Output (1-8 , 9-16)	ADSC	Address status controller
CLK	Clock	ADV	Burst Advance Control
WEa	Write Enable, Byte a (1 to 8 & DQP1)	CS	ADSP - Gated Chip Select
WEb	Write Enable, Byte b (9 to 16 & DQP2)	V _{DD}	Power Supply (+3.3V)
ŌĒ	Output Enable	V _{SS}	Ground
CS2, CS2	Chip Selects	V _{DDQ}	Output Power Supply (+3.3V)
DQP1,DQP2	Parity bits for byte a, and byte b.	NC	No Connect

©IBM Corporation, 1996. All rights reserved.


Use is further subject to the provisions at the end of this document.

50H5206 SA14-4665-01 Revised 3/96

Page 2 of 14



Block Diagram



Ordering Information

Part Number	Organization	Speed	Leads	Notes
IBM041813PQK-4	64K x 18	4 ns Access / 10 ns Cycle	100 pin TQFP	
IBM041813PQK-5	64K x 18	5 ns Access / 10 ns Cycle	100 pin TQFP	

50H5206 SA14-4665-01 Revised 3/96



Burst SRAM Clock Truth Table

CLK	CS2	CS2	cs	ADSP	ADSC	ADV	WE	ŌĒ	DQ	Operation
L→H	Н	Х	L	L	Х	Х	Х	X	HIZ	Deselected Cycle
L→H	X	L	L	L	Х	Х	Х	Х	HIZ	Deselected Cycle
L→H	Н	Х	Х	Х	L	Х	Х	Х	HIZ	Deselected Cycle
L→H	Х	L	Х	Х	L	Х	Х	Х	HIZ	Deselected Cycle
L→H	L	н	L	L	X	x	X	L	a	Read from External Address, Begin Burst
L→H	L	Н	L	L	X	х	X	н	HIZ	Read from External Address, Begin Burst
L→H	L	Н	L	Н	L.	×	Η	٦	Q	Read from External Address, Begin Burst
L→H	L	Н	L	Н	L	х	L	Х	D	Write to External Address, Begin Burst
L→H	X	х	X	Н	H	<u>ا</u>	Н	L	Q	Read from next Add., Continue Burst
L→H	X	х	X	Н	Н	L		X	D	Write to next Add., Continue Burst
L→H	х	х	х	Н	Н	Н	н	L	Q	Read from Current Add., Suspend Burst
L→H	X	х	Х	Н	H	н	L	×	D	Write to Current Add., Suspend Burst
L→H	Х	Х	Н	Х	L	Х	Х	Х	HIZ	Deselect Cycle
L→H	x	×	н	X	н	L	Ή	اـ	a	Read from next Add., Continue Burst
L→H	х	х	Н	х	Н	L	L	x	D	Write to next Add., Continue Burst
L→H	x	×	Н	x	Н	н	н	L	Q	Read from current Add., Suspend Burst
L→H	х	х	Н	х	Н	Н	L	х	D	Write to current Add., Suspend Burst

^{1.} For a write operation preceded by a read cycle, OE must be HIGH early enough to allow Input Data Setup, and must be kept HIGH through Input Data Hold Time.

^{2.} WE refers to WEa, WEb.

^{3.} ADSP is gated by CS, and CS is used to block ADSP when CS = V_{IH}, as required in applications using Processor Address Pipelining.

^{4.} All Addresses, Data In and Control signals are registered on the rising edge of CLK.

^{5.} Write cycles will put the bus into HIZ on the first rising clock edge according to the Tchz timing. Deselect cycles will put the bus into HIZ on the second rising edge of clock according to the Tchz timing. If a deselect cycle occurs and WE is enabled within the same cycle, the part behaves as though it was in a deselect cycle.



Burst Sequence Truth Table

External Address	A15-A2	(A1,A0)				Notes
	A15-A2	(0,0)	(0,1)	(1,0)	(1,1)	Notes
1st Access	A15-A2	(0,0)	(0,1)	(1,0)	(1,1)	
2nd Access	A15-A2	(0,1)	(0,0)	(1,1)	(1,0)	
3rd Access	A15-A2	(1,0)	(1,1)	(0,0)	(0,1)	
4th Access	A15-A2	(1,1)	(1,0)	(0,1)	(0,0)	

Write Enable Truth Table

WEa	WEb	Byte Written	Notes
Н	Н	Read All Bytes	
L	L	Write All Bytes	
L	н	Write Byte A (D _{IN} 0 - 8)	
Н	L	Write Byte B (D _{IN} 9 - 17)	

Absolute Maximum Ratings

Parameter	Symbol	Rating	Units	Notes
Power Supply Voltage	V _{DD}	-0.5 to 4.6	V	1
Input Voltage	V _{IN}	-0.5 to 6.0	V	1
Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	1
Operating Temperature	T _{OPR}	0 to +70	°C	1
Storage Temperature	T _{STG}	-55 to +125	°C	1
Power Dissipation	P _D	2.0	w	1
Short Circuit Output Current	I _{OUT}	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

50H5206 SA14-4665-01 Revised 3/96



Recommended DC Operating Conditions (T_A=0 to 70°C)

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Supply Voltage	V _{DD}	3.135	3.3	3.465	V	1,4
Input High Voltage	V _{iH}	2.2	_	5.5	٧	1,2,4
Input Low Voltage	V _{IL}	-0.3	_	0.8	٧	1,3,4
Output Current	l _{out}	_	5	8	mA	4

- 1. All voltages referenced to $V_{SS}.$ All $V_{DD(Q)}$ and $V_{SS(Q)}$ must be connected.
- 2. $V_{IH}(Max)DC = 5.5 \text{ V}$, $V_{IH}(Max)AC = 6.0 \text{ V}$ (pulse width $\leq 4.0 \text{ns}$)
- 3. $V_{IL}(Min)DC = -0.3 \text{ V}, V_{IL}(Min)AC = -1.5 \text{ V} \text{ (pulse width } \leq 4.0 \text{ns)}$
- 4. Input voltage levels are tested to the following DC conditions: 1 microsecond cycle and 200 ns set-up and hold times

Capacitance ($T_A=0$ to +70°C, $V_{DD}=3.3V \pm 5\%$, f=1MHz)

Parameter	Symbol	Test Condition	Max	Units	Notes
Input Capacitance	C _{IN}	V _{IN} = 0V	5	pF	
Data I/O Capacitance (DQ0-DQ17)	C _{OUT}	V _{OUT} = 0V	5	pF	

DC Electrical Characteristics (T_A= 0 to +70°C, V_{DD}=3.3V ± 5%)

Parameter	Symbol	Min.	Max.	Units	Notes
Operating Current Average Power Supply Operating Current (I _{OUT} = 0, OE= V _{IH} ,)	I _{DD10}		375	mA	2,3
Standby Current Power Supply Standby Current ($\overline{CS2} = V_{IH}$ or $\overline{CS} = V_{IL}$ or $\overline{CS} = V_{IL}$ All other inputs = V_{IH} or V_{IL} , $I_{OUT.} = 0$ Clock @ 100 MHz)	I _{SB}		25	mA	1,3
Input Leakage Current Input Leakage Current, any input (V _{IN} = 0 &V _{DD})	lu		+1	μА	4
Output Leakage <u>Current</u> (V _{OUT} =0 &V _{DD} , OE = V _{IH})	lLO	_	+1	μА	
Output High Level Output "H" Level Voltage (I _{OH} =-8mA @ 2.4V)	V _{OH}	2.4		v	
Output Low Level Output "L" Level Voltage (I _{OL} =+8mA @ 0.4V)	V _{OL}	_	0.4	v	

- 1. I_{SB} = Stand-by Current
- 2. I_{DD} = Selected Current
- 3. I_{OUT} = Chip Output Current
- 4. The input leakage current for 5.5V input is 200 μA for Clk, Chip Selects, and Output Enable. Other inputs have 100 μA of leakage current at 5.5V

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

50H5206 SA14-4665-01 Revised 3/96



AC Test Conditions (T_A=0 to +70°C, V_{DD}=3.3V $\pm\,5\%$)

Parameter	Symbol	Conditions	Units	Notes
Input Pulse High Level	V _{IH}	3.0	V	
Input Pulse Low Level	V _{IL}	0.0	٧	
Input Rise Time	T _R	2.0	ns	
Input Fall Time	T _F	2.0	ns	
Input and Output Timing Reference Level		1.5	V	
Output Load Conditions				1

50H5206 SA14-4665-01 Revised 3/96



AC Characteristics (T_A=0 to +70°C, V_{DD} =3.3V \pm 5%, Units in nsec)

Parameter	Cumbal	-4		-5		Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Notes
Cycle Time	tcycle	10.0	_	10.0	_	
Clock Pulse High	t _{CH}	3.0	_	3.0		
Clock Pulse Low	t _{CL}	3.0	_	3.0	_	
Clock to Output Valid	tcq		4.0		5.0	1
Address Status Controller Setup Time	t _{ADSCS}	2.5	_	2.5	_	
Address Status Controller Hold Time	t _{ADSCH}	0.5	_	0.5	_	
Address Status Processor Setup Time	t _{ADSPS}	2.5	_	2.5	_	
Address Status Processor Hold Time	t _{ADSPH}	0.5		0.5	_	
Advance Setup Time	t _{ADVS}	2.5	_	2.5	_	
Advance Hold Time	t _{ADVH}	0.5	_	0.5	 	
Address Setup Time	t _{AS}	2.5	_	2.5	 	
Address Hold Time	t _{AH}	0.5	_	0.5	_	
Chip Selects Setup Time	t _{css}	2.5	_	2.5	_	
Chip Selects Hold Time	t _{сsн}	0.5	_	0.5	_	
Write Enables Setup Time	twes	2.5	_	2.5	_	
Write Enables Hold Time	t _{wen}	0.5	_	0.5	_	
Data In Setup Time	t _{DS}	2.5	_	2.5	_	
Data In Hold Time	t _{DH}	0.5	_	0.5	_	
Data Out Hold Time	tcax	0.75	T -	0.75	_	1
Clock High to Output High Z	t _{CHZ}		5.0		5.5	1,2,3
Clock High to Output Active	t _{CLZ}	0.5	_	0.5	_	1,2,3
Output Enable to High Z	t _{OHZ}	2.0	6.0	2.0	6.5	1,2
Output Enable to Low Z	touz	0.25		0.25		1,2
Output Enable to Output Valid	toa		4.0	_	5.0	1

^{1.} See AC Test Loading figure 1 on page 11.

^{2.} T_{OHZ} , T_{OLZ} , T_{CHZ} and T_{CLZ} transitions are measured \pm 200 mV from steady state voltage. See AC Test Loading figure 2 on page 11.

^{3.} In depth expansion applications where one SRAM is selected and the other is not, bus contention will not occur because Tclz is measured from the second rising clock edge while Tchz is measured from the first rising clock edge.



AC Test Loading






Fig. 1 Test Equivalent Load






The derating curve above is for a purely capacitive load on the output driver. For example, a part specified at 4 ns access time will behave as though it has a 4.5 ns access time if a 30 pF load with no DC component was attached to the output driver. The access times guaranteed in the datasheets are based on a 50 ohm terminated test load. For unterminated loads the derating curve should be used. This curve is based on nominal process conditions with worst case parameters Vcc = 3.14 V, $Ta = 70^{\circ} C$.

50H5206 SA14-4665-01 Revised 3/96



Timing Diagram (Burst Read)




- 1. Q1(A) and Q2(A) refer to data read from address A1 and A2.
- 2. Q2(B), Q2(C) and Q2(D) refer to data read from subsequent internal burst counter addresses.

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

50H5206 SA14-4665-01 Revised 3/96



Timing Diagram (Burst Write)



Notes:


- 1. D1(A) and D2(A) refer to data written to address A1 and A2.
- 2. D2(B) refers to data written to a subsequent internal burst counter address.
- 3. WEa, WEb are don't cares when ADSP is sampled LOW.

50H5206 SA14-4665-01 Revised 3/96 ©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 11 of 14



100 Pin TQFP Package Diagram



©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

50H5206 SA14-4665-01 Revised 3/96

Page 12 of 14



Connect Compatibility for 64K x18 and Future 64K x 16 & 64K x 18

TQFP PIN #	Current Connections (x18)	Future Connections (x16 & x18)	Function
4,27,54,77	NC	Vddq	Output Power Supply
5,26,55,76	NC	Vss	Ground
14	NC	Low or High, NC for most vendors but Low or High to comply to the JEDEC standard.	FT , FLow thru or Pipeline function, tie Low for flow thru, High for Pipeline
24	DQP2	NC or DQ in x18	Parity bit for second byte
31	NC	Low or High	LB Linear Burst Order, This pin must be tied low for linear(PowerPC), High for Interleave (Pentium)
64	NC	Low or High. Low allows normal operation.	ZZ , Asynchronous Sleep Mode, Tie to ground for normal function, Vddq for sleep mode (Low power state)
74	DQP1	NC or DQ in x18	Parity bit for first byte
87	NC	Low or BWE, Tie low if function not used	Byte Write Enable, Allows individual bytes to be written.
88	NC	Low or GW, Tie High if function not used	Global Write Enable, Allows write of all bytes to occur with single pin.

The IBM041813PQK has the pins connected in the manner indicated in the Current Connections (x18) and is also JEDEC complaint. Future Connections refers to the evolution on the JEDEC standard for subsequent part numbers.

50H5206 SA14-4665-01 Revised 3/96



Revision Log

Rev	Contents of Modification
4/95	Initial Release of the 64K x 18 (10/12) TQFP BURST PIPELINE MODE Application Spec.
7/95	Added Note 5 on Burst SRAM Clock Truth Table & Note 3 on AC Characteristics for clarification purposes. Updated AC Characteristics as well.
3/96	Upgraded the cycle time for the -12 part from 12ns cycle to 10ns cycle. Also changed the part number to read -access instead of -cycle because now both IBM041813PQK parts have 10ns cycle time.

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

50H5206 SA14-4665-01 Revised 3/96