

### FEATURES

- 256K x 8 organization
- Single +5V power supply
- +12.5V programming voltage
- Fast access time: 120/150 ns
- Totally static operation
- Completely TTL compatible
- Operating current: 40mA
- Standby current: 100µA
- Package type:
  - 32 pin plastic DIP
  - 32 pin PLCC

### GENERAL DESCRIPTION


The MX27C2002 is a 5V only, 2M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 512K words by 8 bits per word, operates from a single +5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing EPROM

programmers may be used. The MX27C2002 supports an intelligent fast programming algorithm which can result in programming time of less than two minutes.


This EPROM is packaged in industry standard 32 pin dual-in-line packages and 32 lead PLCC.

### PIN CONFIGURATIONS


#### 32 PDIP



#### 32 PLCC



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A17	Address Input
Q0~Q7	Data Input/Output
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
VPP	Program Supply Voltage
VCC	Power Supply Pin (+5V)
GND	Ground Pin

## FUNCTIONAL DESCRIPTION

### THE ERASURE OF THE MX27C2002

The MX27C2002 is erased by exposing the chip to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase a MX27C2002. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 μW/cm<sup>2</sup> for 15 to 20 minutes. The MX27C2002 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MX27C2002, and similar devices, will be cleared for all bits of their programmed states with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than that with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MX27C2002 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

### THE PROGRAMMING OF THE MX27C2002

When the MX27C2002 is delivered, or it is erased, the chip has all 2M bits in the “ONE”, or HIGH state. “ZEROS” are loaded into the MX27C2002 through the procedure of programming.

For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

V<sub>cc</sub> must be applied simultaneously or before V<sub>pp</sub>, and removed simultaneously or after V<sub>pp</sub>. When programming an MXIC EPROM, a 01μF capacitor is required across V<sub>pp</sub> and ground to suppress spurious voltage transients which may damage the device.

### FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage V<sub>PP</sub> = 12.75V is applied, with V<sub>CC</sub> = 6.25 V and  $\overline{OE} = V_{IH}$  (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 100μs pulse to the  $\overline{CE}$  input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the

programming mode is completed, the data in all address is verified at V<sub>CC</sub> = V<sub>PP</sub> = 5V ± 10%.

### PROGRAM INHIBIT MODE

Programming of multiple MX27C2002s in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for  $\overline{CE}$  and  $\overline{OE}$ , all like inputs of the parallel MX27C2002 may be common. A TTL low-level program pulse applied to an MX27C2002  $\overline{CE}$  input with V<sub>PP</sub> = 12.5 ± 0.5 V and  $\overline{CE}$  LOW will program that MX27C2002. A high-level  $\overline{CE}$  input inhibits the other MX27C2002s from being programmed.

### PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with  $\overline{OE}$  and  $\overline{CE}$  at VIL, and V<sub>PP</sub> at its programming voltage.

### AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the MX27C2002.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A<sub>9</sub> of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A<sub>0</sub> = VIL) represents the manufacturer code, and byte 1 (A<sub>0</sub> = VIH), the device identifier code. For the MX27C2002, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (Q<sub>7</sub>) defined as the parity bit.

### READ MODE

The MX27C2002 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming

that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ 's, assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

### STANDBY MODE

The MX27C2002 has a CMOS standby mode which reduces the maximum VCC current to 100  $\mu$ A. It is placed in CMOS standby when  $\overline{CE}$  is at  $V_{CC} \pm 0.3$  V. The MX27C2002 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when  $\overline{CE}$  is at  $V_{IH}$ . When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation,
2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### SYSTEM CONSIDERATIONS


During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

### MODE SELECT TABLE


MODE	PINS					
	$\overline{CE}$	$\overline{OE}$	A0	A9	VPP	OUTPUTS
Read	VIL	VIL	X	X	VCC	DOUT
Output Disable	VIL	VIH	X	X	VCC	High Z
Standby (TTL)	VIH	X	X	X	VCC	High Z
Standby (CMOS)	$V_{CC} \pm 0.3V$	X	X	X	VCC	High Z
Program	VIL	VIH	X	X	VPP	DIN
Program Verify	VIH	VIL	X	X	VPP	DOUT
Program Inhibit	VIH	VIH	X	X	VPP	High Z
Manufacturer Code(3)	VIL	VIL	VIL	VH	VCC	C2H
Device Code(3)	VIL	VIL	VIH	VH	VCC	40H

**NOTES:**1.  $V_H = 12.0$  V  $\pm 0.5$  V  
2. X = Either  $V_{IH}$  or  $V_{IL}$


3. A1 - A8 = A10 - A17 = VIL(For auto select)  
4. See DC Programming Characteristics for VPP voltage during programming.

**FIGURE 1. FAST PROGRAMMING FLOW CHART**


## SWITCHING TEST CIRCUITS



## SWITCHING TEST WAVEFORMS



**ABSOLUTE MAXIMUM RATINGS**

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
V9 & VPP	-0.5V to 13.5V

**NOTICE:**

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

**NOTICE:**

Specifications contained within the following tables are subject to change.

**DC/AC Operating Conditions for Read Operation**

MX27C2002		
	-12	-15
Operating Temperature Commercial	0°C to 70°C	0°C to 70°C
Vcc Power Supply	5V ± 10%	5V ± 10%

**DC CHARACTERISTICS**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	μA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	μA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	μA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		40	mA	CE = VIL, f=5MHz, Iout = 0mA
IPP	VPP Supply Current Read		10	μA	CE = OE = VIL, VPP = 5.5V

**CAPACITANCE**

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance	8	12	pF	VIN = 0V
COUT	Output Capacitance	8	12	pF	VOUT = 0V
CVPP	VPP Capacitance	18	25	pF	VPP = 0V

**AC CHARACTERISTICS**



SYMBOL	PARAMETER	27C2002-12		27C2002-15		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.		
tACC	Address to Output Delay		120		150	ns	$\overline{CE} = \overline{OE} = \text{VIL}$
tCE	Chip Enable to Output Delay		120		150	ns	$\overline{OE} = \text{VIL}$
tOE	Output Enable to Output Delay		50		65	ns	$\overline{CE} = \text{VIL}$
tDF	$\overline{OE}$ High to Output Float, or $\overline{CE}$ High to Output Float	0	35	0	50	ns	
tOH	Output Hold from Address, CE or OE which ever occurred first	0		0		ns	

**DC PROGRAMMING CHARACTERISTICS**  $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ 

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	$I_{OH} = -0.40\text{mA}$
VOL	Output Low Voltage		0.4	V	$I_{OL} = 2.1\text{mA}$
VIH	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } 5.5\text{V}$
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	$\overline{CE} = \text{VIL}, \overline{OE} = \text{VIH}$
VCC1	Fast Programming Supply Voltage	6.00	6.50	V	
VPP1	Fast Programming Voltage	12.5	13.0	V	

**AC PROGRAMMING CHARACTERISTICS**  $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ 

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		$\mu\text{S}$	
tOES	$\overline{OE}$ Setup Time	2.0		$\mu\text{S}$	
tDS	Data Setup Time	2.0		$\mu\text{S}$	
tAH	Address Hold Time	0		$\mu\text{S}$	
tDH	Data Hold Time	2.0		$\mu\text{S}$	
tDFP	Out put Enable to Output Float Delay	0	130	nS	
tVPS	VPP Setup Time	2.0		$\mu\text{S}$	
tPW	Program Pulse Width	95	105	$\mu\text{S}$	
tVCS	VCC Setup Time	2.0		$\mu\text{S}$	
tOE	Data valid from $\overline{OE}$		150	nS	

**WAVEFORMS**
**READ CYCLE**

**FAST PROGRAMMING ALGORITHM WAVEFORMS**




**ORDERING INFORMATION  
CERAMIC PACKAGE**

PART NO.	ACCESS TIME(ns)	OPERATING	STANDBY	OPERATING	PACKAGE
		CURRENT MAX.(mA)	CURRENT MAX.(μA)	TEMPERATURE	
MX27C2002DC-12	120	40	100	0°C to 70°C	32 Pin DIP
MX27C2002DC-15	150	40	100	0°C to 70°C	32 Pin DIP
MX27C2002DI-12	120	40	100	-40°C to 85°C	32 Pin DIP
MX27C2002DI-15	150	40	100	-40°C to 85°C	32 Pin DIP


**PLASTIC PACKAGE**

PART NO.	ACCESS TIME(ns)	OPERATING	STANDBY	OPERATING	PACKAGE
		CURRENT MAX.(mA)	CURRENT MAX.(μA)	TEMPERATURE	
MX27C2002PC-12	120	40	100	0°C to 70°C	32 Pin DIP
MX27C2002QC-12	120	40	100	0°C to 70°C	32 Pin PLCC
MX27C2002MC-12	120	40	100	0°C to 70°C	32 Pin SOP
MX27C2002TC-12	120	40	100	0°C to 70°C	32 Pin TSOP
MX27C2002PC-15	150	40	100	0°C to 70°C	32 Pin DIP
MX27C2002QC-15	150	40	100	0°C to 70°C	32 Pin PLCC
MX27C2002MC-15	150	40	100	0°C to 70°C	32 Pin SOP
MX27C2002TC-15	150	40	100	0°C to 70°C	32 Pin TSOP
MX27C2002PI-12	120	40	100	-40°C to 85°C	32 Pin DIP
MX27C2002QI-12	120	40	100	-40°C to 85°C	32 Pin PLCC
MX27C2002MI-12	120	40	100	-40°C to 85°C	32 Pin SOP
MX27C2002TI-12	120	40	100	-40°C to 85°C	32 Pin TSOP
MX27C2002PI-15	150	40	100	-40°C to 85°C	32 Pin DIP
MX27C2002QI-15	150	40	100	-40°C to 85°C	32 Pin PLCC
MX27C2002MI-15	150	40	100	-40°C to 85°C	32 Pin SOP
MX27C2002TI-15	150	40	100	-40°C to 85°C	32 Pin TSOP

**PACKAGE INFORMATION**
**32-PIN PLASTIC DIP(600 mil)**

ITEM	MILLIMETERS	INCHES
A	42.13 max.	1.660 max.
B	1.90 [REF]	.075 [REF]
C	2.54 [TP]	.100 [TP]
D	.46 [Typ.]	.018 [Typ.]
E	38.07	1.500
F	1.27 [Typ.]	.050 [Typ.]
G	3.30 ± .25	.130 ± .010
H	.51 [REF]	.020 [REF]
I	3.94 ± .25	.155 ± .010
J	5.33 max.	.210 max.
K	15.22 ± .25	.600 ± .010
L	13.97 ± .25	.550 ± .010
M	.25 [Typ.]	.010 [Typ.]

**NOTE:** Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.


**32-PIN PLASTIC LEADED CHIP CARRIER (PLCC)**

ITEM	MILLIMETERS	INCHES
A	12.44 ± .13	.490 ± .005
B	11.50 ± .13	.453 ± .005
C	14.04 ± .13	.553 ± .005
D	14.98 ± .13	.590 ± .005
E	1.93	.076
F	3.30 ± .25	.130 ± .010
G	2.03 ± .13	.080 ± .005
H	.51 ± .13	.020 ± .005
I	1.27 [Typ.]	.050 [Typ.]
J	.71 [REF]	.028 [REF]
K	.46 [REF]	.018 [REF]
L	10.40/12.94	.410/.510
	(W) (L)	(W) (L)
M	.89 R	.035 R
N	.25 (TYP.)	.010 (TYP.)

**NOTE:** Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.

